The source code for the XTRX FPGA image
☆17Nov 19, 2022Updated 3 years ago
Alternatives and similar repositories for xtrx-fpga-source
Users that are interested in xtrx-fpga-source are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Blackman-Harris Window functions (3-, 5-, 7-term etc.) from 1K to 64M points based only on LUTs and DSP48s FPGA resources. Main core - CO…☆13Aug 14, 2020Updated 5 years ago
- Altium design files for WISP 6, including the basic sensor node and add-on boards☆13Apr 12, 2023Updated 2 years ago
- Functionality for modifying Julia package registry files☆12Mar 4, 2026Updated 2 weeks ago
- Read-only mirror of the official repo at git://sigrok.org/sigrok-dumps. Pull requests welcome. Please file bugreports at sigrok.org/bugzi…☆20Oct 7, 2024Updated last year
- Finite Element tools in Julia: Meshing of medical images☆11Apr 18, 2025Updated 11 months ago
- ☆13Jul 9, 2017Updated 8 years ago
- A library of DSP functions for SDR, developed for XTRX SDR☆13Feb 3, 2023Updated 3 years ago
- ☆12Mar 26, 2023Updated 2 years ago
- an sata controller using smallest resource.☆17Feb 5, 2014Updated 12 years ago
- FPGA for uSDR☆21Feb 22, 2026Updated last month
- JavaCard SIM card applet to configure a PDP Context with a correct APN via RUN AT proactive command☆22Oct 31, 2018Updated 7 years ago
- A Julia wrapper for Xyce.☆16Dec 9, 2025Updated 3 months ago
- xc3sprog is a suite of utilities for programming Xilinx FPGAs, CPLDs, and EEPROMs with the Xilinx Parallel Cable and other JTAG adapters …☆18Sep 27, 2019Updated 6 years ago
- Walk through the dependencies of object files☆22Dec 1, 2025Updated 3 months ago
- Add ipython magic to call python trepan☆14Aug 23, 2020Updated 5 years ago
- Julia Wrappers for SoapySDR☆18Dec 1, 2025Updated 3 months ago
- SCU Firmware (based on Chromium EC) for embedded USRP Devices. Report issues on the UHD repository!☆15Sep 4, 2024Updated last year
- XTRX PCI driver for linux☆18Mar 19, 2025Updated last year
- JavaCard SIM card applet to monitor the status of data connectivity over-the-air☆23Oct 31, 2018Updated 7 years ago
- LiteX Accelerator Block for GNU Radio☆24Feb 6, 2022Updated 4 years ago
- On-Screen keyboard for Linux, written in python with qt☆14Apr 30, 2020Updated 5 years ago
- Docker container that runs StrongSwan and Kamailio to demonstrate how Wi-Fi calling works on smartphones.☆30Jan 8, 2022Updated 4 years ago
- A card game framework and various games in Typescript. The framework allows for bot development and playing card games in the terminal or…☆15Feb 10, 2026Updated last month
- An attempt to synthesize GPS signals in FPGA logic.☆20Feb 17, 2026Updated last month
- Vaisala Radiosonde Telemetry Receiver☆16Jul 19, 2021Updated 4 years ago
- Wireshark QMI dissector for Qualcomm based modems☆14Oct 2, 2025Updated 5 months ago
- Using Software Designed Radio to transmit & receive FM signal☆48Apr 2, 2018Updated 7 years ago
- ☆16Dec 3, 2020Updated 5 years ago
- Verilog library of EPC Gen-2 RFID Tag Baseband Processor for IC and FPGA designers☆40Dec 8, 2021Updated 4 years ago
- A Django project providing certain hooks for OpenVPN servers to implement user accounts and traffic accounting.☆14Jan 27, 2013Updated 13 years ago
- Redmine plugin. Provides an OpenID selector at login.☆23Jul 7, 2013Updated 12 years ago
- WebWSPR is a WSPR program for SBCs or Linux PCs which uses a web browser as GUI☆23Apr 23, 2020Updated 5 years ago
- ☆24Nov 19, 2024Updated last year
- Stroke-order vector graphics for the letters of the Korean alphabet☆12Oct 15, 2022Updated 3 years ago
- Top level for the November shuttle☆12Nov 20, 2021Updated 4 years ago
- Networking Template Library for Vivado HLS☆28Jul 12, 2020Updated 5 years ago
- The parser extract the information of Huawei PM/CM XML files and Ericsson PM/CM files to a tab txt, ready for integration in other softwa…☆10Sep 28, 2016Updated 9 years ago
- VHDL Library for implementing common DSP functionality.☆31Oct 5, 2018Updated 7 years ago
- Modular Verilog PCIexpress Interface Components with complete MyHDL Testbench for FPGA deployment☆14Sep 17, 2019Updated 6 years ago