Alternatives and similar repositories for xtrx-fpga-source

Users that are interested in xtrx-fpga-source are comparing it to the libraries listed below

• wavelet-lab / usdr-fpga
  FPGA for uSDR
  ☆20Updated last month
• tinyvision-ai-inc / tinyVision_sensai
  Making Lattice SensAI work properly on tinyVision products
  ☆12Updated 3 years ago
• Victoromoniyi / gr-litex
  LiteX Accelerator Block for GNU Radio
  ☆24Updated 4 years ago
• enjoy-digital / xtrx_julia
  XTRX LiteX/LitePCIe based design for Julia Computing
  ☆28Updated last year
• erickerrigan / protoip
  IP prototyping in FPGA hardware
  ☆18Updated 7 years ago
• opencpi / opencpi
  Open Component Portability Infrastructure
  ☆62Updated 4 years ago
• alpin3 / ulx3s
  Everything needed for ulx3s FPGA
  ☆15Updated 5 years ago
• myriadrf / FreeSRP_GW
  The FPGA design for the FreeSRP's Artix 7 FPGA
  ☆26Updated 8 years ago
• icebreaker-fpga / icebreaker-amaranth-examples
  This repository contains iCEBreaker examples for Amaranth HDL.
  ☆39Updated 2 years ago
• gnuradio / gr-verilog
  ☆18Updated 2 years ago
• enjoy-digital / liteiclink
  Small footprint and configurable Inter-Chip communication cores
  ☆66Updated last week
• hukenovs / blackman_harris_win
  Blackman-Harris Window functions (3-, 5-, 7-term etc.) from 1K to 64M points based only on LUTs and DSP48s FPGA resources. Main core - CO…
  ☆13Updated 5 years ago
• mattvenn / efabless_project_tool
  Tool to fetch and parse data about Efabless MPW projects
  ☆15Updated 3 years ago
• myriadrf / LimeDSP
  Lime Digital Signal Processing
  ☆28Updated 2 months ago
• antmicro / usb-test-suite-build
  Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores
  ☆53Updated 2 years ago
• alexforencich / pin-uart
  FPGA board-level debugging and reverse-engineering tool
  ☆39Updated 2 years ago
• emeb / rpi_rxadc
  An SDR for Raspberry Pi
  ☆35Updated 5 years ago
• SMB784 / SQRL_quickstart
  Basic loadout for SQRL Acorn CLE 215/215+ board. Blinks all LEDs, outputs square waves on all 12 GPIO outputs
  ☆70Updated 4 years ago
• j-marjanovic / ocs-tray-mezzanine-adapter
  PCIe adapter for an FPGA accelerator for Open CloudServer
  ☆24Updated 5 years ago
• greatscottgadgets / bucatini
  a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface
  ☆31Updated 4 years ago
• controlpaths / blog
  Projects published on controlpaths.com and hackster.io
  ☆42Updated 3 years ago
• tgingold / OpenTDC
  Time to Digital Converter (TDC)
  ☆36Updated 5 years ago
• TI-Bonn / vercolib_pcie
  VHDL PCIe Transceiver
  ☆32Updated 5 years ago
• B0WEN-HU / gr-verilog
  This is an OOT module for GNU Radio integrating verilog simulation feature
  ☆38Updated 6 years ago
• betrusted-io / gateware
  IP submodules, formatted for easier CI integration
  ☆31Updated 4 months ago
• cambridgehackers / fpgajtag
  A simple jtag programming tool that has been verified on a variety of Xilinx Series7 platforms.
  ☆37Updated 3 years ago
• stevenbell / csirx
  Open-source CSI-2 receiver for Xilinx UltraScale parts
  ☆37Updated 6 years ago
• oscimp / fpga_ip
  OscillatorIMP ecosystem FPGA IP sources
  ☆27Updated 2 months ago
• embedinn / iotSDR
  GitHub Repository for iotSDR open source material
  ☆39Updated last year
• cbalint13 / e-verest
  EVEREST: e-Versatile Research Stick for peoples
  ☆36Updated 2 years ago