shobro / ACLALinks
Software and Hardware models of Approximate Carry-Lookahead Adder with Intelligent Carry Judgement and Correction
☆12Updated 3 years ago
Alternatives and similar repositories for ACLA
Users that are interested in ACLA are comparing it to the libraries listed below
Sorting:
- Solution to COA LAB Assgn, IIT Kharagpur☆36Updated 6 years ago
- A collection of commonly asked RTL design interview questions☆31Updated 8 years ago
- This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…☆78Updated last year
- IEEE Executive project for the year 2021-2022☆9Updated 2 years ago
- An overview of TL-Verilog resources and projects☆80Updated 4 months ago
- RTL Synthesis for Fast Arithmetic circuits like Booth encoded Multipliers, Carry Save Adders, Fixed-Point and Floating-Point conversions,…☆18Updated 6 years ago
- Design and Analysis of CMOS Inverter using the sky130 pdk and various open source tools☆113Updated 3 years ago
- 5 stage pipeline implementation of RISC-V 32I Processor.☆11Updated 8 months ago
- Verilog code for a circuit implementation of Radix-2 FFT☆25Updated 3 years ago
- This project was inspired by the efforts of Ben Eater to build an 8 bit computer on a breadboard. Even though this one was not built on a…☆57Updated 2 years ago
- This project give overview of RTL to GDSII of universal shift register using OpenLane and Skywater130 PDK. OpenLane is an automated open-…☆11Updated 3 years ago
- This repo provide an index of VLSI content creators and their materials☆154Updated 11 months ago
- The objective of this project was to design and implement a 5 stage pipeline CPU to support the RISC-V instruction architecture. This pip…☆27Updated 3 years ago
- the project includes system design of a t intersection traffic light controller and its verilog code in vivado design suite.☆44Updated 5 years ago
- 100 Days of RTL☆386Updated 11 months ago
- Digital Design verilog tricky problems having industry standards☆24Updated 5 years ago
- RISC V core implementation using Verilog.☆26Updated 4 years ago
- ☆22Updated 2 years ago
- "Mastering Verilog Programming for Digital Circuit Design: RTL and TestBench Codes Practice with HDL-BITS"☆14Updated 2 years ago
- ☆21Updated last year
- Advanced encryption standard (AES128, AES192, AES256) Encryption and Decryption Implementation in Verilog HDL☆105Updated 3 years ago
- 5 days (30 hours) is all what took me to learn the basics and design a pipelined RV32I core. Check this article to know more !☆12Updated 3 years ago
- Gain an understanding of the fundamentals of Very Large-Scale Integration (VLSI), including how the theories and concepts can be applied …☆263Updated 2 months ago
- ☆114Updated last year
- To develop Arm Cortex-M0 based SoCs, from creating high-level functional specifications to design, implementation and testing on FPGA pla…☆29Updated 4 years ago
- Our project involves the design of an 8-bit microprocessor data-path including 8-byte dual port memory, ALU and barrel shifter using CMOS…☆14Updated 4 years ago
- opensource EDA tool flor VLSI design☆33Updated last year
- Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy mach…☆140Updated last year
- Final project for Computer Architecture FA16☆18Updated 8 years ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆45Updated last year