shobro / ACLALinks
Software and Hardware models of Approximate Carry-Lookahead Adder with Intelligent Carry Judgement and Correction
☆12Updated 3 years ago
Alternatives and similar repositories for ACLA
Users that are interested in ACLA are comparing it to the libraries listed below
Sorting:
- Solution to COA LAB Assgn, IIT Kharagpur☆36Updated 6 years ago
- RISC V core implementation using Verilog.☆27Updated 4 years ago
- RTL Synthesis for Fast Arithmetic circuits like Booth encoded Multipliers, Carry Save Adders, Fixed-Point and Floating-Point conversions,…☆19Updated 6 years ago
- North Carolina State University: ECE 745 : Project: LC3 Microcontroller Functional Verification using SystemVerilog☆11Updated 8 years ago
- Structured UVM Course☆51Updated last year
- ☆17Updated 2 years ago
- A 2D convolution hardware implementation written in Verilog☆50Updated 4 years ago
- Synthesizeable VHDL and Verilog implementation of 64-point FFT/IFFT Processor with Q4.12 Fixed Point Data Format.☆35Updated 5 years ago
- Comprehensive verification suite for the AHB2APB Bridge design, featuring SystemVerilog and UVM-based methodologies. 🌉🚀☆36Updated last year
- Final project for Computer Architecture FA16☆19Updated 8 years ago
- Advanced encryption standard implementation in verilog.☆31Updated 3 years ago
- An overview of TL-Verilog resources and projects☆81Updated 6 months ago
- Verilog Implementation of 32-bit Floating Point Adder☆43Updated 5 years ago
- System Verilog BootCamp☆25Updated 3 years ago
- ☆16Updated last year
- The objective of this project was to design and implement a 5 stage pipeline CPU to support the RISC-V instruction architecture. This pip…☆26Updated 3 years ago
- Verilog code for a circuit implementation of Radix-2 FFT☆25Updated 3 years ago
- Implementing Different Adder Structures in Verilog☆72Updated 6 years ago
- Accelerating the AES algorithm on an FPGA and comparing the speedup with both AES and Modified AES algorithms☆31Updated 3 years ago
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆30Updated 3 years ago
- This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve …☆80Updated last year
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆22Updated 4 years ago
- This project was inspired by the efforts of Ben Eater to build an 8 bit computer on a breadboard. Even though this one was not built on a…☆58Updated 2 years ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆47Updated last year
- Learn UVM by small projects☆14Updated 4 years ago
- Image processing on FPGA using verilog☆25Updated 2 years ago
- ☆13Updated 6 months ago
- A collection of commonly asked RTL design interview questions☆35Updated 8 years ago
- ☆19Updated last month
- A classic 5-stage pipeline MIPS 32-bit processor. solve every hazard with stall☆53Updated 8 months ago