Alternatives and similar repositories for ACLA

Users that are interested in ACLA are comparing it to the libraries listed below

• vedic-partap / Computer-Organization-and-Architecture-LAB
  Solution to COA LAB Assgn, IIT Kharagpur
  ☆36Updated 6 years ago
• D-curs-D / Inverter-design-and-analysis-using-sky130pdk
  Design and Analysis of CMOS Inverter using the sky130 pdk and various open source tools
  ☆119Updated 3 years ago
• shivanishah269 / risc-v-core
  This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…
  ☆81Updated 2 years ago
• TL-X-org / TL-V_Projects
  An overview of TL-Verilog resources and projects
  ☆81Updated 7 months ago
• merledu / Google-Summer-of-Code
  Project ideas list for Google Summer of Code.
  ☆16Updated 8 months ago
• semiDESIgner / 50daysRTLcode
  ☆17Updated 2 years ago
• cepdnaclk / e16-co502-RV32IM-pipeline-implementation-group1
  The objective of this project was to design and implement a 5 stage pipeline CPU to support the RISC-V instruction architecture. This pip…
  ☆26Updated 4 years ago
• vinamarora8 / Radix-2-FFT
  Verilog code for a circuit implementation of Radix-2 FFT
  ☆25Updated 3 years ago
• visnjicm / verilog-neural-network
  Verilog implementation of a pre-trained handwritten digit recognition simple neural network.
  ☆25Updated last year
• neelkshah / MIPS-Processor
  5-stage pipelined 32-bit MIPS microprocessor in Verilog
  ☆135Updated 5 years ago
• spider-tronix / VLSI
  RISC V core implementation using Verilog.
  ☆27Updated 4 years ago
• harshithsn / Universal-Shift-Register
  This project give overview of RTL to GDSII of universal shift register using OpenLane and Skywater130 PDK. OpenLane is an automated open-…
  ☆11Updated 3 years ago
• harshbhosale01 / image-processing-fpga
  Image processing on FPGA using verilog
  ☆25Updated 2 years ago
• Prananya123 / RTL-Coding
  ☆22Updated 2 years ago
• mihir8181 / VerilogHDL-Codes
  Synthesizable Verilog Source Codes(DUT), Test-bench and Simulation Results.
  ☆40Updated 6 years ago
• Nirvan007 / Analog_Electronics
  This repository is dedicated to exploring the practical aspects of analog electronic circuits and Analog VLSI design. It contains a colle…
  ☆25Updated last year
• SinghCoder / Icarus_Verilog
  This repo contains code snippets written in verilog as part of course Computer Architecture of my university curriculum
  ☆54Updated 3 years ago
• mongrelgem / Verilog-Adders
  Implementing Different Adder Structures in Verilog
  ☆75Updated 6 years ago
• Arjun-Narula / Traffic-Light-Controller-using-Verilog
  the project includes system design of a t intersection traffic light controller and its verilog code in vivado design suite.
  ☆47Updated 5 years ago
• ahegazy / aes
  Advanced encryption standard implementation in verilog.
  ☆31Updated 3 years ago
• maze1377 / pipeline-mips-verilog
  A classic 5-stage pipeline MIPS 32-bit processor. solve every hazard with stall
  ☆53Updated 9 months ago
• ashishrana160796 / verilog-starter-tutorials
  Tutorial series on verilog with code examples. Contains basic verilog code implementations and concepts.
  ☆61Updated 4 years ago
• raulbehl / 100DaysOfRTL
  100 Days of RTL
  ☆401Updated last year
• Ummidichandrika / 100-Days-of-RTL
  ☆117Updated last year
• digital-design-hq / Digital-Resources
  ☆62Updated 3 years ago
• AbdelrahmanHassanMuhammed / Analog-IC-Design-Problems
  Solve one design problem each day for a month
  ☆48Updated 2 years ago
• nickson-jose / vsdstdcelldesign
  This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…
  ☆74Updated 4 years ago
• muhammadaldacher / Layout-Design-of-an-8x8-SRAM-array
  The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…
  ☆80Updated 3 years ago
• UndefeatedSunny / VLSI-Interview-Questions
  Digital Design verilog tricky problems having industry standards
  ☆26Updated 5 years ago
• BalaDhinesh / Accelerating_Standard_and_Modified_AES128
  Accelerating the AES algorithm on an FPGA and comparing the speedup with both AES and Modified AES algorithms
  ☆32Updated 3 years ago