shobro / ACLALinks
Software and Hardware models of Approximate Carry-Lookahead Adder with Intelligent Carry Judgement and Correction
☆12Updated 3 years ago
Alternatives and similar repositories for ACLA
Users that are interested in ACLA are comparing it to the libraries listed below
Sorting:
- the project includes system design of a t intersection traffic light controller and its verilog code in vivado design suite.☆45Updated 5 years ago
- Solution to COA LAB Assgn, IIT Kharagpur☆36Updated 6 years ago
- Verilog code for a circuit implementation of Radix-2 FFT☆25Updated 3 years ago
- Accelerating the AES algorithm on an FPGA and comparing the speedup with both AES and Modified AES algorithms☆29Updated 3 years ago
- Implementing Different Adder Structures in Verilog☆71Updated 5 years ago
- 5-stage pipelined 32-bit MIPS microprocessor in Verilog☆132Updated 5 years ago
- Digital Design verilog tricky problems having industry standards☆24Updated 5 years ago
- A collection of commonly asked RTL design interview questions☆31Updated 8 years ago
- The objective of this project was to design and implement a 5 stage pipeline CPU to support the RISC-V instruction architecture. This pip…☆27Updated 3 years ago
- This repo contains code snippets written in verilog as part of course Computer Architecture of my university curriculum☆54Updated 3 years ago
- Design and Analysis of CMOS Inverter using the sky130 pdk and various open source tools☆115Updated 3 years ago
- This project shows how to model a 10-bit pipeline ADC and a 10-bit DAC using ideal components. Used vdc, vpulse, vcvs, switch, res, cap, …☆33Updated 6 years ago
- System Verilog BootCamp☆25Updated 3 years ago
- RISC V core implementation using Verilog.☆26Updated 4 years ago
- ☆12Updated 3 years ago
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆35Updated 2 years ago
- ☆17Updated 2 years ago
- This repository is dedicated to exploring the practical aspects of analog electronic circuits and Analog VLSI design. It contains a colle…☆24Updated last year
- This project give overview of RTL to GDSII of universal shift register using OpenLane and Skywater130 PDK. OpenLane is an automated open-…☆11Updated 3 years ago
- Synthesizable Verilog Source Codes(DUT), Test-bench and Simulation Results.☆39Updated 6 years ago
- ☆115Updated last year
- To develop Arm Cortex-M0 based SoCs, from creating high-level functional specifications to design, implementation and testing on FPGA pla…☆29Updated 4 years ago
- Structured UVM Course☆47Updated last year
- This repo provide an index of VLSI content creators and their materials☆156Updated last year
- Verilog Implementation of 32-bit Floating Point Adder☆40Updated 5 years ago
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆30Updated 3 years ago
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆62Updated last year
- Design Verification Engineer interview preparation guide.☆34Updated last month
- Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy mach…☆152Updated last year
- Advanced encryption standard (AES128, AES192, AES256) Encryption and Decryption Implementation in Verilog HDL☆110Updated 3 years ago