Simple strutured VERILOG netlist to SPICE netlist translator
☆26Jul 31, 2026Updated last month
Alternatives and similar repositories for Verilog2Spice
Users that are interested in Verilog2Spice are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- gaw3-20200922 fork with patches to improve remote commands sent from xschem to display waveforms☆21Mar 28, 2025Updated last year
- ESP32-NOW with Wifi☆23Apr 11, 2025Updated last year
- GDS visualization, geometry analysis, and parallelized capacitance extraction at field-solver accuracy. MS thesis project.☆26Jul 1, 2024Updated 2 years ago
- This fork family includes the 6502 upgraded to 32-bit address bus, in Verilog HDL☆20Feb 23, 2020Updated 6 years ago
- LZW Compressoion algorithm in verilog☆16Dec 19, 2013Updated 12 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- AES☆16Oct 4, 2022Updated 3 years ago
- In this project, I am developing an I2C interface (IIC, TWI) for the FPGA platform. In this project I use the Verilog HDL digital hardwar…☆21Apr 9, 2020Updated 6 years ago
- AES-128 Encryption☆11Jul 17, 2014Updated 12 years ago
- ☆35Jun 23, 2023Updated 3 years ago
- An Open-Source Full-Custom Silicon Compiler for High-Performance FPGA Fabrics☆21Aug 25, 2026Updated last month
- LTspice to Kicad schematic conversion☆35Oct 4, 2020Updated 5 years ago
- Graphviz dot to Verilog Finite State Machine (FSM) generator written in Python☆15Feb 3, 2021Updated 5 years ago
- Present Crypto Engine in Verilog☆12Feb 27, 2016Updated 10 years ago
- Python interface for Cadence Spectre☆28Feb 17, 2026Updated 7 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Parser and Viewer for Cadence® Library Exchange Format (LEF) and Design Exchange Format (DEF) integrated circuit (IC) description languag…☆17May 31, 2023Updated 3 years ago
- Acorn BBC Micro on an Altera DE1 FPGA board☆24Jan 13, 2016Updated 10 years ago
- Parsing and generating popular formats of circuit netlist☆42Dec 10, 2022Updated 3 years ago
- ☆16Jan 8, 2022Updated 4 years ago
- A set of Python based parsers for multiple file format used in IC chip design, including Verilog, SPICE, lib (Synopsys Liberty).☆32Jun 13, 2015Updated 11 years ago
- Android SDK for ActiveLook eyewear☆19Sep 11, 2026Updated 2 weeks ago
- QuteRTL: A RTL Front-End Towards Intelligent Synthesis and Verification☆18Nov 8, 2016Updated 9 years ago
- Verilog library for implementing neural networks.☆27Aug 19, 2014Updated 12 years ago
- A python library for ngspice☆15Apr 13, 2026Updated 5 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Python-based Verilog Parser (currently Netlist only)☆54Apr 12, 2017Updated 9 years ago
- ☆12Apr 29, 2022Updated 4 years ago
- An i2c master controller implemented in Verilog☆37Jul 26, 2017Updated 9 years ago
- Minix 1.5 source code for the Atari ST☆13Feb 8, 2016Updated 10 years ago
- Python iterface for Cadence LEF/DEF parser.☆41Oct 31, 2023Updated 2 years ago
- UartOscilloscope(Uart介面示波器)☆12Updated this week
- An automatic clock gating utility☆53Apr 15, 2025Updated last year
- 💎 A 32-bit ARM Processor Implementation in Verilog HDL☆30Mar 21, 2022Updated 4 years ago
- FIR band-pass filter using Verilog HDL.☆14Sep 7, 2026Updated 2 weeks ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆19Aug 30, 2020Updated 6 years ago
- Analog and power building blocks for sky130 pdk☆22Mar 3, 2021Updated 5 years ago
- Open-sourced utilities for initial flow setup, calibration, and other user functions for OpenROAD project☆21Aug 20, 2019Updated 7 years ago
- A custom coprocessor and SoC for hardware security experiments in electronics.☆12May 20, 2017Updated 9 years ago
- Digital Systems Course Project: Fake Currency Detection in Verilog using Basys3 FPGA and MATLAB☆10Sep 30, 2020Updated 5 years ago
- Uart module written in chisel☆13Feb 19, 2016Updated 10 years ago
- SystemVerilog & Verilog Module I/O parser and printer☆26Aug 20, 2026Updated last month