laurentc2 / Verilog2Spice
Simple strutured VERILOG netlist to SPICE netlist translator
☆22Updated 2 years ago
Alternatives and similar repositories for Verilog2Spice:
Users that are interested in Verilog2Spice are comparing it to the libraries listed below
- ☆40Updated 3 years ago
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆44Updated 4 years ago
- This script builds openlane and all its dependencies on an Ubuntu (only) System.☆21Updated 2 years ago
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆25Updated 4 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆35Updated 2 years ago
- UW reference flow for Free45PDK and The OpenROAD Project☆11Updated 4 years ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆65Updated 4 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆66Updated 3 years ago
- PLL Designs on Skywater 130nm MPW☆20Updated last year
- Static Timing Analysis Full Course☆52Updated 2 years ago
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆61Updated this week
- AMC: Asynchronous Memory Compiler☆48Updated 4 years ago
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆66Updated this week
- repository for a bandgap voltage reference in SKY130 technology☆37Updated 2 years ago
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆44Updated 3 years ago
- ☆31Updated 2 months ago
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆38Updated 4 years ago
- Introductory course into static timing analysis (STA).☆90Updated 4 months ago
- submission repository for efabless mpw6 shuttle☆30Updated last year
- KLayout technology files for Skywater SKY130☆39Updated last year
- Python Tool for UVM Testbench Generation☆52Updated 10 months ago
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆38Updated 3 years ago
- This repository aims to capture the works done in 5-day workshop of Adavance Physical Design using OpenLANE/SkyWater130. The workshop hel…☆22Updated 3 years ago
- Design of 1024*32 (4kB) SRAM with access time < 2.5ns using OpenRAM☆19Updated 4 years ago
- Guides and templates for using open source RF design tools with the SkyWater SKY130 process.☆19Updated 4 years ago
- ☆12Updated 8 months ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆56Updated 2 years ago
- LAYout with Gridded Objects☆26Updated 4 years ago
- cdsAsync: An Asynchronous QDI VLSI Toolset & Schematic Library☆25Updated 5 years ago
- Home of the open-source EDA course.☆35Updated 2 weeks ago