laurentc2 / Verilog2SpiceLinks
Simple strutured VERILOG netlist to SPICE netlist translator
☆21Updated 3 years ago
Alternatives and similar repositories for Verilog2Spice
Users that are interested in Verilog2Spice are comparing it to the libraries listed below
Sorting:
- ☆42Updated 3 years ago
- KLayout technology files for Skywater SKY130☆41Updated 2 years ago
- This script builds openlane and all its dependencies on an Ubuntu (only) System.☆21Updated 3 years ago
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆64Updated 2 months ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆74Updated 4 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆76Updated 4 years ago
- LAYout with Gridded Objects☆29Updated 5 years ago
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆44Updated 4 years ago
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆23Updated 4 years ago
- Open source process design kit for 28nm open process☆61Updated last year
- Skywaters 130nm Klayout PDK☆26Updated 7 months ago
- ☆36Updated 9 months ago
- ☆83Updated 2 years ago
- Netgen complete LVS tool for comparing SPICE or verilog netlists☆121Updated last week
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆44Updated 3 years ago
- JKU IIC OSIC-Multitool for open-source IC (OSIC) design for SKY130.☆69Updated 5 months ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- PLL Designs on Skywater 130nm MPW☆21Updated last year
- Introductory course into static timing analysis (STA).☆97Updated last month
- ☆42Updated 6 months ago
- LAYout with Gridded Objects v2☆62Updated 2 months ago
- FOSS-ASIC-TOOLS is all in one container for SKY130 based design both Analog and Digital. Below is a list of the current tools already ins…☆97Updated last year
- repository for a bandgap voltage reference in SKY130 technology☆39Updated 2 years ago
- Skywater 130nm Klayout Device Generators PDK☆31Updated last year
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆163Updated 2 years ago
- A complete open-source design-for-testing (DFT) Solution☆164Updated this week
- submission repository for efabless mpw6 shuttle☆30Updated last year
- ☆84Updated 7 months ago
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆135Updated 2 weeks ago
- Python Tool for UVM Testbench Generation☆54Updated last year