Simple strutured VERILOG netlist to SPICE netlist translator
☆25May 22, 2022Updated 3 years ago
Alternatives and similar repositories for Verilog2Spice
Users that are interested in Verilog2Spice are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- gaw3-20200922 fork with patches to improve remote commands sent from xschem to display waveforms☆17Mar 28, 2025Updated last year
- A collection of design automation algorithms, methodologies, and tools for electronics/photonics, and emerging eda technologies☆19Apr 1, 2023Updated 3 years ago
- Power grid analysis☆21Aug 5, 2020Updated 5 years ago
- Zedboard projects☆11May 15, 2016Updated 9 years ago
- Python interface for Cadence Spectre☆28Feb 17, 2026Updated 2 months ago
- Deploy open-source AI quickly and easily - Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- This fork family includes the 6502 upgraded to 32-bit address bus, in Verilog HDL☆20Feb 23, 2020Updated 6 years ago
- GDS visualization, geometry analysis, and parallelized capacitance extraction at field-solver accuracy. MS thesis project.☆25Jul 1, 2024Updated last year
- AES☆15Oct 4, 2022Updated 3 years ago
- ☆30Jun 23, 2023Updated 2 years ago
- AES-128 Encryption☆11Jul 17, 2014Updated 11 years ago
- LZW Compressoion algorithm in verilog☆17Dec 19, 2013Updated 12 years ago
- LTspice to Kicad schematic conversion☆35Oct 4, 2020Updated 5 years ago
- Graphviz dot to Verilog Finite State Machine (FSM) generator written in Python☆15Feb 3, 2021Updated 5 years ago
- ESP32-NOW with Wifi☆23Apr 11, 2025Updated last year
- Wordpress hosting with auto-scaling - Free Trial • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆15Jan 8, 2022Updated 4 years ago
- UW reference flow for Free45PDK and The OpenROAD Project☆13Jun 5, 2020Updated 5 years ago
- A small and simple rv32i core written in Verilog☆17Jul 29, 2022Updated 3 years ago
- This is a stand-alone Verilog IDE derived from a QtCreator 3.6.1 subset featuring the VerilogCreator plugin☆21Aug 8, 2022Updated 3 years ago
- Encoder-decoder based generative networks for static and transient thermal analysis☆24Feb 16, 2023Updated 3 years ago
- Ubuntu scripts that are used for setting up your machine for Sky130 designs.☆18Mar 18, 2021Updated 5 years ago
- A tiny Python package to parse spice raw data files.☆53Dec 26, 2022Updated 3 years ago
- RL_PCB is a novel learning-based method for optimising the placement of circuit components on a Printed Circuit Board (PCB).☆55Jun 18, 2024Updated last year
- Parser and Viewer for Cadence® Library Exchange Format (LEF) and Design Exchange Format (DEF) integrated circuit (IC) description languag…☆17May 31, 2023Updated 2 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- A python library for ngspice☆14Jun 21, 2022Updated 3 years ago
- Acorn BBC Micro on an Altera DE1 FPGA board☆25Jan 13, 2016Updated 10 years ago
- VeriPy is a python based Verilog/Systemverilog automation tool. It automates ports/wire/reg/logic declarations, sub-module Instantiation,…☆36Mar 27, 2026Updated 3 weeks ago
- QuteRTL: A RTL Front-End Towards Intelligent Synthesis and Verification☆16Nov 8, 2016Updated 9 years ago
- A set of Python based parsers for multiple file format used in IC chip design, including Verilog, SPICE, lib (Synopsys Liberty).☆32Jun 13, 2015Updated 10 years ago
- LLM4HWDesign Starting Toolkit☆19Oct 4, 2024Updated last year
- Verilog library for implementing neural networks.☆27Aug 19, 2014Updated 11 years ago
- Python-based Verilog Parser (currently Netlist only)☆54Apr 12, 2017Updated 9 years ago
- Repository of files associated with the webinar on analog layout using magic and klayout with Matt Venn.☆17Apr 13, 2023Updated 3 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- An i2c master controller implemented in Verilog☆34Jul 26, 2017Updated 8 years ago
- ☆14Oct 8, 2024Updated last year
- Completed LDO Design for Skywaters 130nm☆19Feb 16, 2023Updated 3 years ago
- Parasitic capacitance analysis of foundry metal stackups☆17Jan 12, 2026Updated 3 months ago
- Minix 1.5 source code for the Atari ST☆13Feb 8, 2016Updated 10 years ago
- ☆19Aug 30, 2020Updated 5 years ago
- FIR band-pass filter using Verilog HDL.☆13Sep 6, 2020Updated 5 years ago