laurentc2 / Verilog2Spice
Simple strutured VERILOG netlist to SPICE netlist translator
☆22Updated 2 years ago
Alternatives and similar repositories for Verilog2Spice
Users that are interested in Verilog2Spice are comparing it to the libraries listed below
Sorting:
- ☆41Updated 3 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆68Updated 4 years ago
- This script builds openlane and all its dependencies on an Ubuntu (only) System.☆21Updated 2 years ago
- MOSIS MPW Test Data and SPICE Models Collections☆36Updated 5 years ago
- LAYout with Gridded Objects☆27Updated 4 years ago
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆27Updated 4 years ago
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆44Updated 4 years ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆69Updated 4 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆35Updated 2 years ago
- Introductory course into static timing analysis (STA).☆94Updated 3 weeks ago
- Python Tool for UVM Testbench Generation☆52Updated 11 months ago
- UW reference flow for Free45PDK and The OpenROAD Project☆11Updated 4 years ago
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆44Updated 3 years ago
- Static Timing Analysis Full Course☆55Updated 2 years ago
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆62Updated last week
- PLL Designs on Skywater 130nm MPW☆20Updated last year
- AMC: Asynchronous Memory Compiler☆48Updated 4 years ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆57Updated 2 years ago
- ☆12Updated 3 years ago
- KLayout technology files for Skywater SKY130☆39Updated last year
- cdsAsync: An Asynchronous QDI VLSI Toolset & Schematic Library☆25Updated 5 years ago
- BAG framework☆40Updated 9 months ago
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆38Updated 4 years ago
- An automatic clock gating utility☆47Updated last month
- repository for a bandgap voltage reference in SKY130 technology☆38Updated 2 years ago
- This is a tutorial on standard digital design flow☆77Updated 3 years ago
- Curriculum for a university course to teach chip design using open source EDA tools☆68Updated last year
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆42Updated 3 years ago
- Characterizer☆22Updated last week
- Completed LDO Design for Skywaters 130nm☆14Updated 2 years ago