Simple strutured VERILOG netlist to SPICE netlist translator
☆26Jul 31, 2026Updated last month
Alternatives and similar repositories for Verilog2Spice
Users that are interested in Verilog2Spice are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- gaw3-20200922 fork with patches to improve remote commands sent from xschem to display waveforms☆20Mar 28, 2025Updated last year
- Power grid analysis☆22Aug 5, 2020Updated 6 years ago
- ESP32-NOW with Wifi☆23Apr 11, 2025Updated last year
- GDS visualization, geometry analysis, and parallelized capacitance extraction at field-solver accuracy. MS thesis project.☆26Jul 1, 2024Updated 2 years ago
- This fork family includes the 6502 upgraded to 32-bit address bus, in Verilog HDL☆20Feb 23, 2020Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- LZW Compressoion algorithm in verilog☆16Dec 19, 2013Updated 12 years ago
- AES☆16Oct 4, 2022Updated 3 years ago
- In this project, I am developing an I2C interface (IIC, TWI) for the FPGA platform. In this project I use the Verilog HDL digital hardwar…☆21Apr 9, 2020Updated 6 years ago
- AES-128 Encryption☆11Jul 17, 2014Updated 12 years ago
- ☆34Jun 23, 2023Updated 3 years ago
- An Open-Source Full-Custom Silicon Compiler for High-Performance FPGA Fabrics☆18Aug 25, 2026Updated last week
- Graphviz dot to Verilog Finite State Machine (FSM) generator written in Python☆15Feb 3, 2021Updated 5 years ago
- This is a stand-alone Verilog IDE derived from a QtCreator 3.6.1 subset featuring the VerilogCreator plugin☆20Aug 8, 2022Updated 4 years ago
- UW reference flow for Free45PDK and The OpenROAD Project☆14Jun 5, 2020Updated 6 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Encoder-decoder based generative networks for static and transient thermal analysis☆26Feb 16, 2023Updated 3 years ago
- Ubuntu scripts that are used for setting up your machine for Sky130 designs.☆18Mar 18, 2021Updated 5 years ago
- ☆12Nov 18, 2024Updated last year
- Present Crypto Engine in Verilog☆12Feb 27, 2016Updated 10 years ago
- A small and simple rv32i core written in Verilog☆18Jul 29, 2022Updated 4 years ago
- Python interface for Cadence Spectre☆28Feb 17, 2026Updated 6 months ago
- Acorn BBC Micro on an Altera DE1 FPGA board☆24Jan 13, 2016Updated 10 years ago
- ☆16Jan 8, 2022Updated 4 years ago
- A set of Python based parsers for multiple file format used in IC chip design, including Verilog, SPICE, lib (Synopsys Liberty).☆32Jun 13, 2015Updated 11 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- LLM4HWDesign Starting Toolkit☆20Oct 4, 2024Updated last year
- QuteRTL: A RTL Front-End Towards Intelligent Synthesis and Verification☆18Nov 8, 2016Updated 9 years ago
- A python library for ngspice☆15Apr 13, 2026Updated 4 months ago
- Python-based Verilog Parser (currently Netlist only)☆54Apr 12, 2017Updated 9 years ago
- ☆12Apr 29, 2022Updated 4 years ago
- An i2c master controller implemented in Verilog☆37Jul 26, 2017Updated 9 years ago
- Repository of files associated with the webinar on analog layout using magic and klayout with Matt Venn.☆17Apr 13, 2023Updated 3 years ago
- Minix 1.5 source code for the Atari ST☆13Feb 8, 2016Updated 10 years ago
- Python iterface for Cadence LEF/DEF parser.☆40Oct 31, 2023Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- UartOscilloscope(Uart介面示波器)☆12Updated this week
- An automatic clock gating utility☆53Apr 15, 2025Updated last year
- ☆15Oct 8, 2024Updated last year
- 💎 A 32-bit ARM Processor Implementation in Verilog HDL☆30Mar 21, 2022Updated 4 years ago
- FIR band-pass filter using Verilog HDL.☆13Sep 6, 2020Updated 6 years ago
- ☆19Aug 30, 2020Updated 6 years ago
- Analog and power building blocks for sky130 pdk☆22Mar 3, 2021Updated 5 years ago