Simple strutured VERILOG netlist to SPICE netlist translator
☆26May 22, 2022Updated 4 years ago
Alternatives and similar repositories for Verilog2Spice
Users that are interested in Verilog2Spice are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- gaw3-20200922 fork with patches to improve remote commands sent from xschem to display waveforms☆18Mar 28, 2025Updated last year
- Power grid analysis☆22Aug 5, 2020Updated 5 years ago
- A collection of design automation algorithms, methodologies, and tools for electronics/photonics, and emerging eda technologies☆19Apr 1, 2023Updated 3 years ago
- ESP32-NOW with Wifi☆23Apr 11, 2025Updated last year
- GDS visualization, geometry analysis, and parallelized capacitance extraction at field-solver accuracy. MS thesis project.☆26Jul 1, 2024Updated 2 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- LZW Compressoion algorithm in verilog☆17Dec 19, 2013Updated 12 years ago
- AES☆16Oct 4, 2022Updated 3 years ago
- In this project, I am developing an I2C interface (IIC, TWI) for the FPGA platform. In this project I use the Verilog HDL digital hardwar…☆21Apr 9, 2020Updated 6 years ago
- AES-128 Encryption☆11Jul 17, 2014Updated 12 years ago
- ☆33Jun 23, 2023Updated 3 years ago
- An Open-Source Full-Custom Silicon Compiler for High-Performance FPGA Fabrics☆18Updated this week
- Graphviz dot to Verilog Finite State Machine (FSM) generator written in Python☆15Feb 3, 2021Updated 5 years ago
- This is a stand-alone Verilog IDE derived from a QtCreator 3.6.1 subset featuring the VerilogCreator plugin☆20Aug 8, 2022Updated 3 years ago
- UW reference flow for Free45PDK and The OpenROAD Project☆14Jun 5, 2020Updated 6 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Encoder-decoder based generative networks for static and transient thermal analysis☆25Feb 16, 2023Updated 3 years ago
- Ubuntu scripts that are used for setting up your machine for Sky130 designs.☆18Mar 18, 2021Updated 5 years ago
- ☆12Nov 18, 2024Updated last year
- Present Crypto Engine in Verilog☆12Feb 27, 2016Updated 10 years ago
- A small and simple rv32i core written in Verilog☆18Jul 29, 2022Updated 3 years ago
- Python interface for Cadence Spectre☆28Feb 17, 2026Updated 5 months ago
- Parser and Viewer for Cadence® Library Exchange Format (LEF) and Design Exchange Format (DEF) integrated circuit (IC) description languag…☆17May 31, 2023Updated 3 years ago
- A set of Python based parsers for multiple file format used in IC chip design, including Verilog, SPICE, lib (Synopsys Liberty).☆32Jun 13, 2015Updated 11 years ago
- Parsing and generating popular formats of circuit netlist☆42Dec 10, 2022Updated 3 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆16Jan 8, 2022Updated 4 years ago
- Android SDK for ActiveLook eyewear☆15May 5, 2026Updated 2 months ago
- QuteRTL: A RTL Front-End Towards Intelligent Synthesis and Verification☆18Nov 8, 2016Updated 9 years ago
- Verilog library for implementing neural networks.☆27Aug 19, 2014Updated 11 years ago
- A python library for ngspice☆15Apr 13, 2026Updated 3 months ago
- Python-based Verilog Parser (currently Netlist only)☆54Apr 12, 2017Updated 9 years ago
- ☆11Apr 29, 2022Updated 4 years ago
- An i2c master controller implemented in Verilog☆36Jul 26, 2017Updated 9 years ago
- Repository of files associated with the webinar on analog layout using magic and klayout with Matt Venn.☆17Apr 13, 2023Updated 3 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Minix 1.5 source code for the Atari ST☆13Feb 8, 2016Updated 10 years ago
- Python iterface for Cadence LEF/DEF parser.☆37Oct 31, 2023Updated 2 years ago
- UartOscilloscope(Uart介面示波器)☆12Updated this week
- An automatic clock gating utility☆53Apr 15, 2025Updated last year
- ☆15Oct 8, 2024Updated last year
- 💎 A 32-bit ARM Processor Implementation in Verilog HDL☆29Mar 21, 2022Updated 4 years ago
- FIR band-pass filter using Verilog HDL.☆13Sep 6, 2020Updated 5 years ago