Simple strutured VERILOG netlist to SPICE netlist translator
☆26Jul 31, 2026Updated 2 months ago
Alternatives and similar repositories for Verilog2Spice
Users that are interested in Verilog2Spice are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Power grid analysis☆23Aug 5, 2020Updated 6 years ago
- Zedboard projects☆11May 15, 2016Updated 10 years ago
- A collection of design automation algorithms, methodologies, and tools for electronics/photonics, and emerging eda technologies☆19Apr 1, 2023Updated 3 years ago
- ESP32-NOW with Wifi☆23Apr 11, 2025Updated last year
- GDS visualization, geometry analysis, and parallelized capacitance extraction at field-solver accuracy. MS thesis project.☆26Jul 1, 2024Updated 2 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- This fork family includes the 6502 upgraded to 32-bit address bus, in Verilog HDL☆20Feb 23, 2020Updated 6 years ago
- LZW Compressoion algorithm in verilog☆16Dec 19, 2013Updated 12 years ago
- In this project, I am developing an I2C interface (IIC, TWI) for the FPGA platform. In this project I use the Verilog HDL digital hardwar…☆21Apr 9, 2020Updated 6 years ago
- AES-128 Encryption☆11Jul 17, 2014Updated 12 years ago
- ☆35Jun 23, 2023Updated 3 years ago
- An Open-Source Full-Custom Silicon Compiler for High-Performance FPGA Fabrics☆21Aug 25, 2026Updated last month
- LTspice to Kicad schematic conversion☆35Oct 4, 2020Updated 6 years ago
- Graphviz dot to Verilog Finite State Machine (FSM) generator written in Python☆15Feb 3, 2021Updated 5 years ago
- This is a stand-alone Verilog IDE derived from a QtCreator 3.6.1 subset featuring the VerilogCreator plugin☆20Aug 8, 2022Updated 4 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- UW reference flow for Free45PDK and The OpenROAD Project☆14Jun 5, 2020Updated 6 years ago
- Encoder-decoder based generative networks for static and transient thermal analysis☆26Feb 16, 2023Updated 3 years ago
- Ubuntu scripts that are used for setting up your machine for Sky130 designs.☆18Mar 18, 2021Updated 5 years ago
- Present Crypto Engine in Verilog☆12Feb 27, 2016Updated 10 years ago
- A tiny Python package to parse spice raw data files.☆54Dec 26, 2022Updated 3 years ago
- A small and simple rv32i core written in Verilog☆19Jul 29, 2022Updated 4 years ago
- Python interface for Cadence Spectre☆28Feb 17, 2026Updated 8 months ago
- Parser and Viewer for Cadence® Library Exchange Format (LEF) and Design Exchange Format (DEF) integrated circuit (IC) description languag…☆17May 31, 2023Updated 3 years ago
- Acorn BBC Micro on an Altera DE1 FPGA board☆24Jan 13, 2016Updated 10 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Parsing and generating popular formats of circuit netlist☆43Dec 10, 2022Updated 3 years ago
- ☆16Jan 8, 2022Updated 4 years ago
- A set of Python based parsers for multiple file format used in IC chip design, including Verilog, SPICE, lib (Synopsys Liberty).☆32Jun 13, 2015Updated 11 years ago
- Android SDK for ActiveLook eyewear☆19Sep 11, 2026Updated last month
- LLM4HWDesign Starting Toolkit☆20Oct 4, 2024Updated 2 years ago
- QuteRTL: A RTL Front-End Towards Intelligent Synthesis and Verification☆18Nov 8, 2016Updated 9 years ago
- Verilog library for implementing neural networks.☆27Aug 19, 2014Updated 12 years ago
- A python library for ngspice☆15Apr 13, 2026Updated 6 months ago
- Python-based Verilog Parser (currently Netlist only)☆54Apr 12, 2017Updated 9 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- An i2c master controller implemented in Verilog☆37Jul 26, 2017Updated 9 years ago
- Repository of files associated with the webinar on analog layout using magic and klayout with Matt Venn.☆17Apr 13, 2023Updated 3 years ago
- Minix 1.5 source code for the Atari ST☆13Feb 8, 2016Updated 10 years ago
- UartOscilloscope(Uart介面示波器)☆12Updated this week
- ☆15Oct 8, 2024Updated 2 years ago
- 💎 A 32-bit ARM Processor Implementation in Verilog HDL☆31Mar 21, 2022Updated 4 years ago
- FIR band-pass filter using Verilog HDL.☆14Sep 7, 2026Updated last month