Alternatives and similar repositories for lef-parser

Users that are interested in lef-parser are comparing it to the libraries listed below

• magical-eda / MAGICAL
  Machine Generated Analog IC Layout
  ☆254Updated last year
• ucb-art / BAG_framework
  ☆150Updated 2 years ago
• limbo018 / Limbo
  Library for VLSI CAD Design Useful parsers and solvers' api are implemented.
  ☆178Updated 4 months ago
• ALIGN-analoglayout / ALIGN-public
  ☆314Updated 2 months ago
• cuhk-eda / cu-gr
  CUGR, VLSI Global Routing Tool Developed by CUHK
  ☆138Updated 2 years ago
• ucb-art / BAG2_cds_ff_mpt
  BAG2 workspace for fake PDK (cds_ff_mpt)
  ☆59Updated 5 years ago
• ruykaji / lefdef-python
  Python iterface for Cadence LEF/DEF parser.
  ☆22Updated last year
• The-OpenROAD-Project / OpenDB
  Database and Tool Framework for EDA
  ☆118Updated 4 years ago
• ucb-art / bag
  BAG framework
  ☆30Updated 9 months ago
• The-OpenROAD-Project / RePlAce
  RePlAce global placement tool
  ☆239Updated 5 years ago
• asyncvlsi / SPRoute
  A parallel global router using the Galois framework
  ☆30Updated 2 years ago
• RsynTeam / rsyn-x
  Rsyn – An Extensible Physical Synthesis Framework
  ☆132Updated last year
• mflowgen / freepdk-45nm
  ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen
  ☆186Updated 5 years ago
• The-OpenROAD-Project / TritonRoute
  UCSD Detailed Router
  ☆90Updated 4 years ago
• The-OpenROAD-Project / asap7
  ☆188Updated 6 months ago
• luckyrantanplan / nthu-route
  VLSI EDA Global Router
  ☆75Updated 7 years ago
• RTimothyEdwards / open_pdks
  PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…
  ☆357Updated this week
• niftylab / laygo2
  LAYout with Gridded Objects v2
  ☆64Updated 3 months ago
• liyanqing1987 / libertyParser
  liberty parser (For parsing IC timing lib file)
  ☆65Updated 2 years ago
• ncsu-eda / FreePDK3
  ☆172Updated 4 years ago
• mflowgen / mflowgen
  mflowgen -- A Modular ASIC/FPGA Flow Generator
  ☆265Updated 3 weeks ago
• cuhk-eda / dr-cu
  Dr. CU, VLSI Detailed Routing Tool Developed by CUHK
  ☆137Updated 2 years ago
• ABKGroup / PROBE3.0
  ☆46Updated last year
• daeyeon22 / artificial_netlist_generator
  Artificial Netlist Generator
  ☆42Updated last year
• cuhk-eda / Xplace
  Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization
  ☆139Updated 3 months ago
• OpenTimer / Parser-Verilog
  A Standalone Structural Verilog Parser
  ☆97Updated 3 years ago
• sscs-ose / sscs-ose-code-a-chip.github.io
  IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)
  ☆188Updated this week
• parallaxsw / OpenSTA
  ☆87Updated last week
• santoshsmalagi / Benchmarks
  A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.
  ☆57Updated 8 months ago
• Ravenslofty / librecell
  ☆25Updated 4 years ago