Parser for LEF library files
☆38Sep 22, 2020Updated 5 years ago
Alternatives and similar repositories for lef-parser
Users that are interested in lef-parser are comparing it to the libraries listed below
Sorting:
- Python iterface for Cadence LEF/DEF parser.☆35Oct 31, 2023Updated 2 years ago
- Parser and Viewer for Cadence® Library Exchange Format (LEF) and Design Exchange Format (DEF) integrated circuit (IC) description languag…☆17May 31, 2023Updated 2 years ago
- ☆16Aug 15, 2021Updated 4 years ago
- RTL Design and Implementation of High Performance Algorithm Logic Units☆15Oct 1, 2019Updated 6 years ago
- GDSII File Parsing, IC Layout Analysis, and Parameter Extraction☆129Apr 23, 2023Updated 2 years ago
- A Bitcoin mining ASIC☆12Dec 2, 2022Updated 3 years ago
- A parallel global router using the Galois framework☆31Jul 5, 2023Updated 2 years ago
- Project of an integrated UART: RTL, Verification, Physical Implementation (Innovus) and GDSII.☆16May 28, 2021Updated 4 years ago
- liberty parser (For parsing IC timing lib file)☆68Jul 24, 2023Updated 2 years ago
- Simple Verilog Parser In Python☆15Dec 31, 2017Updated 8 years ago
- Build CMake packages from Julia☆11May 18, 2020Updated 5 years ago
- This tool convert qucs .sch files to kicad .sch files☆15Oct 11, 2011Updated 14 years ago
- [IPSN 2024] Lifelong Intelligence Beyond the Edge using Hyperdimensional Computing☆13May 16, 2024Updated last year
- load word embeddings to Torch.Tensor☆14May 12, 2016Updated 9 years ago
- BuDDy Binary Decision Diagram(BDD) library provisioned with CMake files☆14Apr 1, 2017Updated 8 years ago
- Selected problems and their solutions from the book on "Machine Intelligence in Design Automation"☆27Dec 9, 2018Updated 7 years ago
- Netgen complete LVS tool for comparing SPICE or verilog netlists☆130Feb 3, 2026Updated last month
- ☆24Aug 11, 2020Updated 5 years ago
- This is a deep-learning based model for Electronic Design Automation(EDA), predicting the Design Rule Check (DRC) violation location.☆13Jun 24, 2023Updated 2 years ago
- LLM-aided Hardware Design and Verification☆23Mar 12, 2026Updated last week
- LAYout with Gridded Objects v2☆67Jun 22, 2025Updated 9 months ago
- Primitives for GF180MCU provided by GlobalFoundries.☆56Aug 28, 2023Updated 2 years ago
- The Berkeley Verilog-A Parser and Processor☆15Mar 24, 2017Updated 8 years ago
- Python-based Verilog Parser (currently Netlist only)☆54Apr 12, 2017Updated 8 years ago
- A High-performance Timing Analysis Tool for VLSI Systems☆691Dec 26, 2025Updated 2 months ago
- 9 track standard cells for GF180MCU provided by GlobalFoundries.☆18Dec 5, 2022Updated 3 years ago
- Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".☆82Jun 11, 2025Updated 9 months ago
- Hdl21 Schematics☆16Jan 24, 2024Updated 2 years ago
- Jupyter kernel for Cadence SKILL☆22Feb 16, 2017Updated 9 years ago
- This repo contains introduction of gm/id method and its application to some OTA design examples.☆18Dec 5, 2023Updated 2 years ago
- Power and Timing Optimization Using MBFF☆20May 28, 2025Updated 9 months ago
- Taiwei-3D-Flow☆41Mar 2, 2026Updated 2 weeks ago
- An emulator of General Vision's CM1K neuromorphic chip, including modeling experiments using several popular public datasets☆11Jun 2, 2017Updated 8 years ago
- Implementation of Lagrangian Relaxation Method for approximating constrained optimization problems☆15Jul 15, 2016Updated 9 years ago
- Universal Asynchronous Receiver/Transmitter (UART) with FIFOs Soft IP☆15Feb 18, 2025Updated last year
- Downloadable prebuilt AppImages for KiCad☆14Sep 14, 2019Updated 6 years ago
- A "phase-fair" reader-writer spinlock☆11Jan 30, 2023Updated 3 years ago
- A Python library for designing chips (Photonics, Analog, Quantum, MEMS), PCBs, and 3D-printable objects. We aim to make hardware design a…☆880Updated this week
- A Chinese sentiment analyze lib with Python☆15Dec 17, 2021Updated 4 years ago