Parser for LEF library files
☆41Sep 22, 2020Updated 5 years ago
Alternatives and similar repositories for lef-parser
Users that are interested in lef-parser are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A set of Python based parsers for multiple file format used in IC chip design, including Verilog, SPICE, lib (Synopsys Liberty).☆32Jun 13, 2015Updated 11 years ago
- Parser and Viewer for Cadence® Library Exchange Format (LEF) and Design Exchange Format (DEF) integrated circuit (IC) description languag…☆17May 31, 2023Updated 3 years ago
- ☆16Aug 15, 2021Updated 5 years ago
- GDSII File Parsing, IC Layout Analysis, and Parameter Extraction☆136Apr 23, 2023Updated 3 years ago
- A parallel global router using the Galois framework☆31Apr 6, 2026Updated 5 months ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Simple Verilog Parser In Python☆15Dec 31, 2017Updated 8 years ago
- Python iterface for Cadence LEF/DEF parser.☆41Oct 31, 2023Updated 2 years ago
- Build CMake packages from Julia☆11May 18, 2020Updated 6 years ago
- BuDDy Binary Decision Diagram(BDD) library provisioned with CMake files☆14Apr 1, 2017Updated 9 years ago
- This tool convert qucs .sch files to kicad .sch files☆16Oct 11, 2011Updated 14 years ago
- [IPSN 2024] Lifelong Intelligence Beyond the Edge using Hyperdimensional Computing☆14May 16, 2024Updated 2 years ago
- load word embeddings to Torch.Tensor☆14May 12, 2016Updated 10 years ago
- Selected problems and their solutions from the book on "Machine Intelligence in Design Automation"☆27Dec 9, 2018Updated 7 years ago
- ☆11May 30, 2018Updated 8 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆31Aug 11, 2020Updated 6 years ago
- Project of an integrated UART: RTL, Verification, Physical Implementation (Innovus) and GDSII.☆21May 28, 2021Updated 5 years ago
- The Berkeley Verilog-A Parser and Processor☆15Mar 24, 2017Updated 9 years ago
- This is a deep-learning based model for Electronic Design Automation(EDA), predicting the Design Rule Check (DRC) violation location.☆13Jun 24, 2023Updated 3 years ago
- LAYout with Gridded Objects v2☆69Jul 4, 2026Updated 2 months ago
- Netgen complete LVS tool for comparing SPICE or verilog netlists☆142Jul 7, 2026Updated 2 months ago
- Primitives for GF180MCU provided by GlobalFoundries.☆58Aug 28, 2023Updated 3 years ago
- Python-based Verilog Parser (currently Netlist only)☆54Apr 12, 2017Updated 9 years ago
- A High-performance Timing Analysis Tool for VLSI Systems☆716Dec 26, 2025Updated 8 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- 9 track standard cells for GF180MCU provided by GlobalFoundries.☆19Dec 5, 2022Updated 3 years ago
- [NeurIPS 2023] Official implementation of "Learning from Visual Observation via Offline Pretrained State-to-Go Transformer"☆18Oct 1, 2023Updated 2 years ago
- Jupyter kernel for Cadence SKILL☆22Feb 16, 2017Updated 9 years ago
- Hdl21 Schematics☆17Jan 24, 2024Updated 2 years ago
- This repo contains introduction of gm/id method and its application to some OTA design examples.