trimcao / lef-parser
Parser for LEF library files
☆33Updated 4 years ago
Alternatives and similar repositories for lef-parser:
Users that are interested in lef-parser are comparing it to the libraries listed below
- ☆43Updated 11 months ago
- BAG framework☆25Updated 3 months ago
- Material for OpenROAD Tutorial at DAC 2020☆47Updated 2 years ago
- BAG2 workspace for fake PDK (cds_ff_mpt)☆55Updated 4 years ago
- ☆63Updated this week
- LAYout with Gridded Objects v2☆55Updated 2 months ago
- Introductory course into static timing analysis (STA).☆90Updated 5 months ago
- EDA physical synthesis optimization kit☆51Updated last year
- EDAV: Open-Source EDA Viewer; render design LEF/DEF files in your browser!☆69Updated 2 years ago
- ☆21Updated 3 years ago
- Circuit release of the MAGICAL project☆34Updated 5 years ago
- A parallel global router using the Galois framework☆27Updated last year
- A LEF/DEF Utility.☆27Updated 5 years ago
- Intel's Analog Detailed Router☆38Updated 5 years ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆44Updated 2 months ago
- DATC Robust Design Flow.☆37Updated 5 years ago
- This is a tutorial on standard digital design flow☆75Updated 3 years ago
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK☆38Updated 3 years ago
- ☆148Updated 2 years ago
- ☆41Updated 6 months ago
- DATC RDF☆49Updated 4 years ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆101Updated last year
- Python iterface for Cadence LEF/DEF parser.☆16Updated last year
- This repo contains introduction of gm/id method and its application to some OTA design examples.☆14Updated last year
- ☆144Updated 3 weeks ago
- Physical Design Flow from RTL to GDS using Opensource tools.☆95Updated 4 years ago
- Pin-Accessible Legalization for Mixed-Cell-Height Circuits☆26Updated 3 years ago
- Open Source Detailed Placement engine☆36Updated 5 years ago
- ☆18Updated last year
- Parametric layout generator for digital, analog and mixed-signal integrated circuits☆53Updated this week