natu4u / GSOC_TensorCore
TensorCore Vector Processor for Deep Learning - Google Summer of Code Project
☆21Updated 3 years ago
Related projects ⓘ
Alternatives and complementary repositories for GSOC_TensorCore
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆47Updated 2 years ago
- ☆22Updated last month
- HLS for Networks-on-Chip☆31Updated 3 years ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆19Updated 3 months ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆23Updated last month
- Systolic-array based Deep Learning Accelerator generator☆24Updated 3 years ago
- ☆22Updated 5 years ago
- Algorithmic C Machine Learning Library☆22Updated 3 months ago
- Reconfigurable Binary Engine☆15Updated 3 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆39Updated 4 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆24Updated 4 years ago
- ☆37Updated 5 years ago
- A Reconfigurable Accelerator for Deep Convolutional Neural Networks Implemented by Chisel3.☆27Updated 3 years ago
- A static dataflow CGRA with dynamic dataflow execution capability☆10Updated 3 years ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆30Updated 3 years ago
- A simple MIPS-like CPU demo in C++ for Xilinx Vivado HLS☆18Updated 5 years ago
- CNN accelerator☆27Updated 7 years ago
- cycle accurate Network-on-Chip Simulator☆25Updated last year
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆19Updated last year
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆42Updated 2 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆46Updated 7 years ago
- Express DLA implementation for FPGA, revised based on NVDLA.☆9Updated 5 years ago
- course design☆21Updated 6 years ago
- ☆30Updated 2 months ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆31Updated last year
- Systolic Three Matrix Multiplier for Graph Convolutional Networks using High Level Synthesis☆22Updated 2 years ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆22Updated 2 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆65Updated 3 years ago
- NPUsim: Full-system, Cycle-accurate, Value-aware NPU Simulator☆24Updated this week