natu4u / GSOC_TensorCoreLinks
TensorCore Vector Processor for Deep Learning - Google Summer of Code Project
☆22Updated 3 years ago
Alternatives and similar repositories for GSOC_TensorCore
Users that are interested in GSOC_TensorCore are comparing it to the libraries listed below
Sorting:
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆57Updated 3 years ago
- ☆15Updated last week
- ☆31Updated 3 months ago
- ☆36Updated 4 years ago
- cycle accurate Network-on-Chip Simulator☆28Updated 2 years ago
- A simple MIPS-like CPU demo in C++ for Xilinx Vivado HLS☆18Updated 5 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆46Updated 4 months ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆50Updated 8 years ago
- ☆60Updated 2 months ago
- ☆68Updated this week
- Learn NVDLA by SOMNIA☆33Updated 5 years ago
- ☆47Updated 2 months ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆28Updated 3 weeks ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 5 years ago
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加 加速器☆53Updated 5 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆65Updated 3 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆51Updated 9 months ago
- A static dataflow CGRA with dynamic dataflow execution capability☆10Updated 3 years ago
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆36Updated 6 months ago
- Algorithmic C Machine Learning Library☆25Updated 6 months ago
- Systolic-array based Deep Learning Accelerator generator☆25Updated 4 years ago
- A Toy-Purpose TPU Simulator☆19Updated last year
- ☆35Updated 3 months ago
- A DSL for Systolic Arrays☆80Updated 6 years ago
- HLS for Networks-on-Chip☆35Updated 4 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 5 years ago
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆26Updated 3 weeks ago
- Express DLA implementation for FPGA, revised based on NVDLA.☆9Updated 5 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆110Updated last year
- course design☆22Updated 7 years ago