TensorCore Vector Processor for Deep Learning - Google Summer of Code Project
☆24Aug 23, 2021Updated 4 years ago
Alternatives and similar repositories for GSOC_TensorCore
Users that are interested in GSOC_TensorCore are comparing it to the libraries listed below
Sorting:
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆62Dec 19, 2021Updated 4 years ago
- RISC V core implementation using Verilog.☆29Mar 27, 2021Updated 4 years ago
- A NVDLA Loadable Parser.☆12Mar 2, 2022Updated 3 years ago
- ☆12Apr 19, 2022Updated 3 years ago
- ☆17Oct 7, 2025Updated 4 months ago
- CK workflow, portable packages and other artifacts for the ReQuEST-ASPLOS'18 submission:☆12Jan 16, 2019Updated 7 years ago
- ☆33Mar 6, 2023Updated 2 years ago
- ☆16Oct 2, 2019Updated 6 years ago
- This repository contains all the information studied and created during the [Advanced Physical Design Using OpenLANE / SKY130](https://ww…☆17Jan 30, 2023Updated 3 years ago
- Analog and power building blocks for sky130 pdk☆22Mar 3, 2021Updated 4 years ago
- Aiming at an AI Chip based on RISC-V and NVDLA.☆21Mar 8, 2018Updated 7 years ago
- ☆22Jul 20, 2023Updated 2 years ago
- ☆23Oct 7, 2021Updated 4 years ago
- SRAM☆22Sep 6, 2020Updated 5 years ago
- RISC-V(RV32IM) emulator with support for syscalls.☆30Oct 4, 2023Updated 2 years ago
- A VHDL code generator for wallace tree multiplier☆10Apr 15, 2020Updated 5 years ago
- A simple risc-v CPU /GPU running on an Arty A7-100T FPGA board☆34Jun 30, 2021Updated 4 years ago
- Bluespec BSV HLHDL tutorial☆111Mar 29, 2016Updated 9 years ago
- RTL implementation of Flex-DPE.☆115Feb 22, 2020Updated 6 years ago
- Synthesizeable VHDL and Verilog implementation of 64-point FFT/IFFT Processor with Q4.12 Fixed Point Data Format.☆34May 20, 2020Updated 5 years ago
- MathLib DAC 2023 version☆13Sep 11, 2023Updated 2 years ago
- The translator that supports translating NVPTX to SPIR-V. This translator is modified from LLVM-SPIR-V Translator.☆44Oct 25, 2021Updated 4 years ago
- ☆72Feb 16, 2023Updated 3 years ago
- Horned Sungem☆33Jun 4, 2019Updated 6 years ago
- Artifact evaluation of PLDI'24 paper "Allo: A Programming Model for Composable Accelerator Design"☆33Apr 11, 2024Updated last year
- Tool for the deployment and analysis of TinyML applications on TFLM and MicroTVM backends☆33Updated this week
- This repository is outdated! Join the open MLPerf workgroup to participate in the development of the next generation of automation workfl…☆31Sep 23, 2022Updated 3 years ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆32Dec 24, 2025Updated 2 months ago
- ☆117Jul 15, 2021Updated 4 years ago
- Accelerating the AES algorithm on an FPGA and comparing the speedup with both AES and Modified AES algorithms☆33Dec 10, 2021Updated 4 years ago
- A mixed-signal system on chip for nanopore-based DNA sequencing☆36Nov 30, 2022Updated 3 years ago
- HDLBits-Solutions☆10May 27, 2022Updated 3 years ago
- STONNE: A Simulation Tool for Neural Networks Engines☆147Jun 16, 2025Updated 8 months ago
- muRISCV-NN is a collection of efficient deep learning kernels for embedded platforms and microcontrollers.☆92Oct 6, 2025Updated 4 months ago
- 智慧园区☆10Aug 3, 2017Updated 8 years ago
- The SEAL-CPU backend is a Reference backend engine for HEBench which is a shared library that implements the required functions specified…☆11Mar 3, 2023Updated 2 years ago
- 最小和算法实现☆10Jul 12, 2020Updated 5 years ago
- ☆10Nov 13, 2025Updated 3 months ago
- UNSUPPORTED INTERNAL toolchain builds☆47Updated this week