natu4u / GSOC_TensorCore
TensorCore Vector Processor for Deep Learning - Google Summer of Code Project
☆22Updated 3 years ago
Alternatives and similar repositories for GSOC_TensorCore:
Users that are interested in GSOC_TensorCore are comparing it to the libraries listed below
- Algorithmic C Machine Learning Library☆22Updated 3 months ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆42Updated 3 weeks ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆35Updated 5 months ago
- Systolic-array based Deep Learning Accelerator generator☆25Updated 4 years ago
- A static dataflow CGRA with dynamic dataflow execution capability☆10Updated 3 years ago
- ☆33Updated last week
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆51Updated 3 years ago
- cycle accurate Network-on-Chip Simulator☆27Updated last year
- HLS for Networks-on-Chip☆33Updated 4 years ago
- ☆26Updated 5 years ago
- Reconfigurable Binary Engine☆16Updated 4 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 4 years ago
- CNN accelerator☆28Updated 7 years ago
- ☆35Updated 3 years ago
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆22Updated 2 weeks ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆49Updated 7 years ago
- Systolic Three Matrix Multiplier for Graph Convolutional Networks using High Level Synthesis☆22Updated 2 years ago
- Learn NVDLA by SOMNIA☆33Updated 5 years ago
- Tutorials on HLS Design☆51Updated 5 years ago
- A Toy-Purpose TPU Simulator☆15Updated 9 months ago
- ☆40Updated 3 months ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 4 years ago
- A simple MIPS-like CPU demo in C++ for Xilinx Vivado HLS☆18Updated 5 years ago
- ☆29Updated 5 months ago
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆51Updated 4 years ago
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆20Updated 2 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆52Updated last week
- A Reconfigurable Accelerator for Deep Convolutional Neural Networks Implemented by Chisel3.☆29Updated 3 years ago
- RISC-V ISA based 32-bit processor written in HLS☆17Updated 5 years ago