natu4u / GSOC_TensorCoreLinks
TensorCore Vector Processor for Deep Learning - Google Summer of Code Project
☆23Updated 4 years ago
Alternatives and similar repositories for GSOC_TensorCore
Users that are interested in GSOC_TensorCore are comparing it to the libraries listed below
Sorting:
- ☆36Updated 7 months ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆64Updated last week
- ☆55Updated 6 months ago
- A Toy-Purpose TPU Simulator☆19Updated last year
- Algorithmic C Machine Learning Library☆26Updated 10 months ago
- ☆36Updated 4 years ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆57Updated 3 years ago
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆54Updated 5 years ago
- ☆38Updated 7 months ago
- cycle accurate Network-on-Chip Simulator☆31Updated 2 years ago
- ☆87Updated last week
- A DSL for Systolic Arrays☆82Updated 6 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆49Updated 8 months ago
- ☆27Updated 6 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 5 years ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆29Updated this week
- ☆72Updated 2 years ago
- Learn NVDLA by SOMNIA☆42Updated 5 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- ☆16Updated 6 years ago
- ☆64Updated 6 months ago
- A toolchain for rapid design space exploration of chiplet architectures☆64Updated 3 months ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆65Updated 4 years ago
- ☆32Updated last year
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆60Updated 3 years ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆58Updated last month
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆112Updated 2 years ago
- Network on-Chip (NoC) simulator for simulating intra-chip data flow in Neural Network Accelerator☆34Updated last year
- ☆22Updated 3 years ago