natu4u / GSOC_TensorCore
TensorCore Vector Processor for Deep Learning - Google Summer of Code Project
☆21Updated 3 years ago
Alternatives and similar repositories for GSOC_TensorCore:
Users that are interested in GSOC_TensorCore are comparing it to the libraries listed below
- Reconfigurable Binary Engine☆15Updated 3 years ago
- cycle accurate Network-on-Chip Simulator☆25Updated last year
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆40Updated 4 years ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆50Updated 3 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 4 years ago
- Systolic-array based Deep Learning Accelerator generator☆25Updated 4 years ago
- Express DLA implementation for FPGA, revised based on NVDLA.☆9Updated 5 years ago
- Algorithmic C Machine Learning Library☆22Updated 2 months ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago
- HLS for Networks-on-Chip☆33Updated 4 years ago
- ☆33Updated 3 weeks ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆42Updated 2 years ago
- ☆34Updated 3 years ago
- A simple MIPS-like CPU demo in C++ for Xilinx Vivado HLS☆18Updated 5 years ago
- ☆41Updated 6 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆28Updated 4 months ago
- A static dataflow CGRA with dynamic dataflow execution capability☆10Updated 3 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆48Updated 7 years ago
- Systolic Three Matrix Multiplier for Graph Convolutional Networks using High Level Synthesis☆22Updated 2 years ago
- ☆28Updated 4 months ago
- CNN accelerator☆27Updated 7 years ago
- ☆24Updated 5 years ago
- FleetRec: Large-Scale Recommendation Inference on Hybrid GPU-FPGA Clusters☆16Updated 3 years ago
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆26Updated last month
- course design☆22Updated 6 years ago
- Learn NVDLA by SOMNIA☆32Updated 5 years ago
- ☆15Updated 3 years ago
- Code for paper "FuSeConv Fully Separable Convolutions for Fast Inference on Systolic Arrays" published at DATE 2021☆14Updated 3 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago