jimmo / numato-mimasv2-pic-firmware
☆14Updated 3 years ago
Related projects: ⓘ
- My pergola FPGA projects☆30Updated 3 years ago
- XVCD implementation for ANITA. Note that "ftdi_xvc_core.c" is a generic libftdi-based MPSSE XVC handler, and is awesome.☆18Updated 4 years ago
- Utilities for the ECP5 FPGA☆17Updated 3 years ago
- A configurable USB 2.0 device core☆30Updated 4 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆36Updated 10 months ago
- ☆19Updated 2 years ago
- Simplified environment for litex☆13Updated 3 years ago
- ice40 USB Analyzer☆57Updated 4 years ago
- 妖刀夢渡☆55Updated 5 years ago
- ☆13Updated this week
- USB Full-Speed core written in migen/LiteX☆41Updated 5 years ago
- Siglent SDS1x0xX-E FPGA bitstreams☆36Updated last year
- Yet Another Debug Transport☆18Updated 2 years ago
- Drop In USB CDC ACM core for iCE40 FPGA☆33Updated 3 years ago
- MicroPython - legacy branch contain old experiments, and experimental for new work☆32Updated 3 years ago
- A repo of basic Verilog/SystemVerilog modules useful in other circuits.☆20Updated 6 years ago
- DVI video out example for prjtrellis☆16Updated 5 years ago
- CRUVI Standard Specifications☆17Updated 4 months ago
- understanding the tinyfpga bootloader☆24Updated 6 years ago
- USB Full-Speed core written in migen/LiteX☆12Updated 5 years ago
- Small footprint and configurable SPI core☆38Updated this week
- An experiment for building gateware for the axiom micro / beta using amaranth-hdl☆37Updated 4 months ago
- ☆25Updated 5 years ago
- A simple script to build open-source FPGA tools.☆53Updated last year
- nMigen examples for the ULX3S board☆15Updated 3 years ago
- KiCad Library to make it easy to create both host boards and expansion boards and which are compatible with the Digilent "PMOD" specifica…☆36Updated 3 years ago
- Fork of OpenVeriFla - FPGA debugging logic analyzer to use with your designs - examples (so far) for ice40/IceStorm☆31Updated 5 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆49Updated last year
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆92Updated last year
- Flexible Byte transport protocol for bus bridging CPUs to FPGAs over UART,SPI,SERDES physical interfaces☆27Updated 7 years ago