rsnikhil / DEVEL_Learn_Bluespec_and_RISCV_DesignLinks
Development area for another repo: Learn_Bluespec_and_RISCV_Design
☆12Updated 6 months ago
Alternatives and similar repositories for DEVEL_Learn_Bluespec_and_RISCV_Design
Users that are interested in DEVEL_Learn_Bluespec_and_RISCV_Design are comparing it to the libraries listed below
Sorting:
- Open source RTL simulation acceleration on commodity hardware☆28Updated 2 years ago
- Championship Branch Prediction 2025☆49Updated last month
- Textbook and full source codes to learn basics of RISC-V pipelined CPU design using the Bluespec Hardware Design Language(s)☆78Updated this week
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆49Updated last year
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆101Updated last month
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆85Updated last year
- ILA Model Database☆23Updated 4 years ago
- high-performance RTL simulator☆168Updated last year
- ☆86Updated last year
- ☆23Updated 4 years ago
- Equivalence checking with Yosys☆45Updated this week
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆112Updated last week
- A GPU acceleration flow for RTL simulation with batch stimulus☆112Updated last year
- Proposed RISC-V Composable Custom Extensions Specification☆71Updated 2 weeks ago
- The OpenPiton Platform☆29Updated 2 years ago
- Advanced Architecture Labs with CVA6☆65Updated last year
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆86Updated last week
- Simple UVM environment for experimenting with Verilator.☆22Updated 2 months ago
- A tool for synthesizing Verilog programs☆95Updated last week
- DHLS (Dynamic High-Level Synthesis) compiler based on MLIR☆121Updated this week
- ☆32Updated 6 months ago
- The OpenPiton Platform☆16Updated 11 months ago
- (System)Verilog to Chisel translator☆115Updated 3 years ago
- ☆47Updated last month
- The Task Parallel System Composer (TaPaSCo)☆110Updated 2 months ago
- ☆12Updated 4 years ago
- A dynamic verification library for Chisel.☆152Updated 8 months ago
- The SpinalHDL design of the Proteus core, an extensible RISC-V core.☆54Updated this week
- This repository is dedicated to providing a comprehensive guide and practical examples for using VC Formal for formal verification. Our g…☆34Updated last year