rsnikhil / DEVEL_Learn_Bluespec_and_RISCV_DesignLinks
Development area for another repo: Learn_Bluespec_and_RISCV_Design
☆12Updated 2 weeks ago
Alternatives and similar repositories for DEVEL_Learn_Bluespec_and_RISCV_Design
Users that are interested in DEVEL_Learn_Bluespec_and_RISCV_Design are comparing it to the libraries listed below
Sorting:
- Equivalence checking with Yosys☆51Updated last month
- ILA Model Database☆24Updated 5 years ago
- Designing directory cache coherence protocols is complicated because coherence transactions are not atomic in modern multicore processors…☆16Updated 3 years ago
- ☆18Updated 4 months ago
- Fast Symbolic Repair of Hardware Design Code☆28Updated 9 months ago
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆108Updated 5 months ago
- Verification environment for the OpenHW Group's CORE-V High Performance Data Cache controller.☆19Updated 8 months ago
- Open source RTL simulation acceleration on commodity hardware☆30Updated 2 years ago
- The RTL source for AnyCore RISC-V☆33Updated 3 years ago
- Parendi: Thousand-way Parallel RTL Simulation on the Graphcore IPU☆24Updated last year
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆51Updated 2 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆22Updated last week
- Textbook and full source codes to learn basics of RISC-V pipelined CPU design using the Bluespec Hardware Design Language(s)☆86Updated 3 weeks ago
- Championship Branch Prediction 2025☆61Updated 5 months ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆91Updated last year
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆37Updated last year
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆45Updated this week
- PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…☆22Updated 4 months ago
- Simple UVM environment for experimenting with Verilator.☆28Updated last week
- ☆63Updated 2 weeks ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 4 months ago
- A Modeling and Verification Platform for SoCs using ILAs☆79Updated last year
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆92Updated 2 months ago
- ☆80Updated last year
- ☆20Updated last year
- A GPU acceleration flow for RTL simulation with batch stimulus☆115Updated last year
- A dynamic verification library for Chisel.☆157Updated last year
- DASS HLS Compiler☆29Updated 2 years ago
- A tool for synthesizing Verilog programs☆106Updated 2 months ago
- A RISC-V processor written in BSV, based on the Flute core. Has support for integrating tightly-coupled accelerators, and for integrating…☆25Updated 3 years ago