rsnikhil / DEVEL_Learn_Bluespec_and_RISCV_DesignLinks
Development area for another repo: Learn_Bluespec_and_RISCV_Design
☆12Updated 3 weeks ago
Alternatives and similar repositories for DEVEL_Learn_Bluespec_and_RISCV_Design
Users that are interested in DEVEL_Learn_Bluespec_and_RISCV_Design are comparing it to the libraries listed below
Sorting:
- ILA Model Database☆24Updated 5 years ago
- Verification environment for the OpenHW Group's CORE-V High Performance Data Cache controller.☆19Updated 9 months ago
- Designing directory cache coherence protocols is complicated because coherence transactions are not atomic in modern multicore processors…☆16Updated 3 years ago
- Open source RTL simulation acceleration on commodity hardware☆33Updated 2 years ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆125Updated this week
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- ☆20Updated 2 weeks ago
- Equivalence checking with Yosys☆52Updated 3 weeks ago
- Textbook and full source codes to learn basics of RISC-V pipelined CPU design using the Bluespec Hardware Design Language(s)☆88Updated last month
- ☆23Updated 4 years ago
- A RISC-V processor written in BSV, based on the Flute core. Has support for integrating tightly-coupled accelerators, and for integrating…☆24Updated 3 years ago
- high-performance RTL simulator☆182Updated last year
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆47Updated last month
- Championship Branch Prediction 2025☆62Updated 6 months ago
- Parendi: Thousand-way Parallel RTL Simulation on the Graphcore IPU☆24Updated last week
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆94Updated last week
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆112Updated 3 weeks ago
- The SpinalHDL design of the Proteus core, an extensible RISC-V core.☆59Updated this week
- Testing processors with Random Instruction Generation☆50Updated last week
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆52Updated 2 years ago
- Advanced Architecture Labs with CVA6☆71Updated last year
- A tool for synthesizing Verilog programs☆107Updated 3 months ago
- A dynamic verification library for Chisel.☆158Updated last year
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆37Updated last year
- The RTL source for AnyCore RISC-V☆33Updated 3 years ago
- Chisel RISC-V Vector 1.0 Implementation☆121Updated 2 months ago
- ☆33Updated 8 months ago
- A Modeling and Verification Platform for SoCs using ILAs☆81Updated last year
- Simple UVM environment for experimenting with Verilator.☆28Updated last month
- Fast Symbolic Repair of Hardware Design Code☆28Updated 10 months ago