Development area for another repo: Learn_Bluespec_and_RISCV_Design
☆13Jun 28, 2026Updated 4 months ago
Alternatives and similar repositories for DEVEL_Learn_Bluespec_and_RISCV_Design
Users that are interested in DEVEL_Learn_Bluespec_and_RISCV_Design are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Vim plugin for Bluespec SystemVerilog (BSV)☆12Nov 8, 2020Updated 6 years ago
- ☆11Nov 17, 2025Updated 11 months ago
- Learn the Design of a 6-stage pipelined RISC-V CPU☆16Oct 22, 2025Updated last year
- Consistency checker for memory subsystem traces☆22Oct 10, 2016Updated 10 years ago
- A standalone parser for BSV (Bluespec SystemVerilog) written in Go☆14Dec 20, 2016Updated 9 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- The hardware implementation of UDP in Bluespec SystemVerilog☆14Jun 3, 2024Updated 2 years ago
- ☆23Nov 12, 2020Updated 5 years ago
- Designing directory cache coherence protocols is complicated because coherence transactions are not atomic in modern multicore processors…☆16Jan 7, 2022Updated 4 years ago
- Documentation for the 2025 IEEE SSCS Chipathon Track on MOSbius☆19Sep 6, 2025Updated last year
- Multi-Platform Architecture for Sequence Aligner (MASA) is a flexible software framework that simplifies the creation of DNA sequence ali…☆12Oct 22, 2021Updated 5 years ago
- SSA based compiler targeting x86_64☆12Oct 22, 2021Updated 5 years ago
- A 32-bit RISC-V Emulator in Rust☆10Feb 4, 2022Updated 4 years ago
- An open-source custom cache generator.☆39Mar 14, 2024Updated 2 years ago
- Collection of Spectre-type, Meltdown-type and MDS-type PoCs☆10Aug 25, 2020Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Embedded UVM (D Language port of IEEE UVM 1.0)☆35Nov 6, 2025Updated last year
- A DMA Controller for RISCV CPUs☆13Aug 10, 2015Updated 11 years ago
- NASTI slave compliant DDRx memory controller.☆11Aug 5, 2016Updated 10 years ago
- C Compiler written in Kotlin☆13Apr 19, 2024Updated 2 years ago
- edX silicon photonics course☆12Mar 21, 2018Updated 8 years ago
- Simulation and Optimization Library for Integrated Optics in Julia.☆11Sep 27, 2024Updated 2 years ago
- Hardware-based VMAF☆11Aug 29, 2025Updated last year
- RISCulator is a RISC-V emulator.☆12Aug 18, 2023Updated 3 years ago
- my solution for leetcode☆13May 3, 2016Updated 10 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Script and utilies for microring resonator weight design.☆12Apr 6, 2022Updated 4 years ago
- A Yosys pass and technology library + scripts for implementing a HDL design in discretie FETs for layout in KiCad☆15Jan 15, 2024Updated 2 years ago
- A journey towards driving full-color e-Paper displays☆10May 12, 2021Updated 5 years ago
- ☆17Jan 22, 2023Updated 3 years ago
- Notes I made on RTL design and verification. Currently has verilog, system verilog and formal verification notes☆12Sep 23, 2023Updated 3 years ago
- Performing A Circuit Simulation In KiCad Article Resources☆11Mar 21, 2023Updated 3 years ago
- Machine translation with tinygrad☆19Apr 7, 2024Updated 2 years ago
- ☆14May 15, 2023Updated 3 years ago
- Connectal is a framework for software-driven hardware development.☆181Oct 16, 2023Updated 3 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Verilog 8b10b encoder/decoder☆12Mar 11, 2025Updated last year
- Accelerating the AES algorithm on an FPGA and comparing the speedup with both AES and Modified AES algorithms☆36Dec 10, 2021Updated 4 years ago
- Logical Frameworks Class☆12Feb 29, 2024Updated 2 years ago
- SCARIF is a tool to estimate the embodied carbon emissions of data center servers with accelerator hardware (GPUs, FPGAs, etc.)☆15Updated this week
- Various mechanized proof files for fun.☆17Oct 2, 2026Updated last month
- ☆14May 7, 2026Updated 6 months ago
- Learn, share and collaborate on ASIC design using open tools and technologies☆12Dec 27, 2020Updated 5 years ago