rsnikhil / DEVEL_Learn_Bluespec_and_RISCV_DesignLinks
Development area for another repo: Learn_Bluespec_and_RISCV_Design
☆12Updated 7 months ago
Alternatives and similar repositories for DEVEL_Learn_Bluespec_and_RISCV_Design
Users that are interested in DEVEL_Learn_Bluespec_and_RISCV_Design are comparing it to the libraries listed below
Sorting:
- Open source RTL simulation acceleration on commodity hardware☆28Updated 2 years ago
- Verification environment for the OpenHW Group's CORE-V High Performance Data Cache controller.☆16Updated 5 months ago
- Equivalence checking with Yosys☆45Updated 3 weeks ago
- Textbook and full source codes to learn basics of RISC-V pipelined CPU design using the Bluespec Hardware Design Language(s)☆81Updated 3 weeks ago
- Championship Branch Prediction 2025☆50Updated 2 months ago
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆103Updated 2 months ago
- ☆23Updated 4 years ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆87Updated last year
- Fast Symbolic Repair of Hardware Design Code☆25Updated 6 months ago
- A RISC-V processor written in BSV, based on the Flute core. Has support for integrating tightly-coupled accelerators, and for integrating…☆23Updated 2 years ago
- high-performance RTL simulator☆170Updated last year
- MIDAS Public Release☆9Updated 6 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆71Updated last month
- ILA Model Database☆23Updated 4 years ago
- A Rocket-based RISC-V superscalar in-order core☆34Updated 3 months ago
- A tool for synthesizing Verilog programs☆95Updated this week
- ☆12Updated 4 years ago
- A dynamic verification library for Chisel.☆154Updated 8 months ago
- ☆22Updated 4 years ago
- Simple UVM environment for experimenting with Verilator.☆23Updated 3 months ago
- A Modeling and Verification Platform for SoCs using ILAs☆78Updated last year
- Designing directory cache coherence protocols is complicated because coherence transactions are not atomic in modern multicore processors…☆16Updated 3 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆22Updated last week
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆50Updated 2 years ago
- The RTL source for AnyCore RISC-V☆32Updated 3 years ago
- Hardware generator debugger☆74Updated last year
- PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…☆22Updated last month
- Advanced Architecture Labs with CVA6☆65Updated last year
- ☆15Updated last month
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆89Updated 2 weeks ago