rsnikhil / DEVEL_Learn_Bluespec_and_RISCV_DesignLinks
Development area for another repo: Learn_Bluespec_and_RISCV_Design
☆12Updated last week
Alternatives and similar repositories for DEVEL_Learn_Bluespec_and_RISCV_Design
Users that are interested in DEVEL_Learn_Bluespec_and_RISCV_Design are comparing it to the libraries listed below
Sorting:
- Open source RTL simulation acceleration on commodity hardware☆29Updated 2 years ago
- Verification environment for the OpenHW Group's CORE-V High Performance Data Cache controller.☆17Updated 7 months ago
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆105Updated 4 months ago
- Textbook and full source codes to learn basics of RISC-V pipelined CPU design using the Bluespec Hardware Design Language(s)☆83Updated 2 months ago
- Equivalence checking with Yosys☆46Updated 3 weeks ago
- Simple UVM environment for experimenting with Verilator.☆24Updated 2 weeks ago
- (System)Verilog to Chisel translator☆116Updated 3 years ago
- Parendi: Thousand-way Parallel RTL Simulation on the Graphcore IPU☆23Updated last year
- Proposed RISC-V Composable Custom Extensions Specification☆71Updated 3 months ago
- Designing directory cache coherence protocols is complicated because coherence transactions are not atomic in modern multicore processors…☆16Updated 3 years ago
- ILA Model Database☆23Updated 5 years ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆40Updated last week
- Fast Symbolic Repair of Hardware Design Code☆26Updated 8 months ago
- The RTL source for AnyCore RISC-V☆32Updated 3 years ago
- A Rocket-based RISC-V superscalar in-order core☆35Updated 4 months ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆89Updated last year
- A fault-injection framework using Chisel and FIRRTL☆37Updated last week
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆50Updated 2 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆22Updated last month
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆37Updated last year
- Advanced Architecture Labs with CVA6☆68Updated last year
- ☆12Updated 4 years ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆113Updated last year
- A tool for synthesizing Verilog programs☆102Updated last month
- Bluespec BSV HLHDL tutorial☆110Updated 9 years ago
- high-performance RTL simulator☆178Updated last year
- ☆23Updated 4 years ago
- Hardware generator debugger☆76Updated last year
- A repository that implements Tywaves: enabling a type-based waveform debugging for Chisel and Tydi-Chisel. Mapping from Chisel level code…☆49Updated 11 months ago