rsnikhil / DEVEL_Learn_Bluespec_and_RISCV_DesignView external linksLinks
Development area for another repo: Learn_Bluespec_and_RISCV_Design
☆13Nov 10, 2025Updated 3 months ago
Alternatives and similar repositories for DEVEL_Learn_Bluespec_and_RISCV_Design
Users that are interested in DEVEL_Learn_Bluespec_and_RISCV_Design are comparing it to the libraries listed below
Sorting:
- Vim plugin for Bluespec SystemVerilog (BSV)☆11Nov 8, 2020Updated 5 years ago
- ☆11Nov 17, 2025Updated 2 months ago
- Textbook and full source codes to learn basics of RISC-V pipelined CPU design using the Bluespec Hardware Design Language(s)☆92Oct 17, 2025Updated 3 months ago
- Designing directory cache coherence protocols is complicated because coherence transactions are not atomic in modern multicore processors…☆16Jan 7, 2022Updated 4 years ago
- Consistency checker for memory subsystem traces☆23Oct 10, 2016Updated 9 years ago
- ☆22Nov 12, 2020Updated 5 years ago
- Fork of main gem5 repo: https://gem5.googlesource.com/public/gem5/☆24Updated this week
- An open-source custom cache generator.☆34Mar 14, 2024Updated last year
- Embedded UVM (D Language port of IEEE UVM 1.0)☆34Nov 6, 2025Updated 3 months ago
- Accelerating the AES algorithm on an FPGA and comparing the speedup with both AES and Modified AES algorithms☆33Dec 10, 2021Updated 4 years ago
- A SystemVerilog-based simulation and design of a Last Level Cache (LLC) implementing the MESI protocol, featuring Pseudo-LRU replacement,…☆15Nov 24, 2025Updated 2 months ago
- Graphical intuition to MOSFET square-law☆11Jan 5, 2021Updated 5 years ago
- RISC-V Single-Cycle Processor Integrated With a Cache Memory System From RTL To GDS☆11Aug 26, 2024Updated last year
- Medium Access Control layer of 802.15.4☆13Nov 14, 2014Updated 11 years ago
- A parser for PTX 6.5☆13Jun 19, 2023Updated 2 years ago
- CS6868: Concurrent Programming☆29Feb 9, 2026Updated last week
- msfinance offers Pythonic way to download market data from morningstar.com☆15Feb 15, 2025Updated last year
- Hardware-based VMAF☆11Aug 29, 2025Updated 5 months ago
- A Coq framework to support structural design and proof of hardware cache-coherence protocols☆14May 7, 2022Updated 3 years ago
- A tutorial for setting up Symbolic Quick Error Detection (SQED) using the model checker, CoSA, on the Ride Core☆12May 24, 2019Updated 6 years ago
- Nix derivations for EDA tools☆11Nov 19, 2025Updated 2 months ago
- RISCulator is a RISC-V emulator.☆12Aug 18, 2023Updated 2 years ago
- Tcl examples repository designed primarily for use with the latest version of the Libero® SoC Design Suite.☆11Jul 18, 2024Updated last year
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 5 years ago
- A Python library used to transfer files with QR codes. Input a file, get QR code images. Print, email, or otherwise share your codes. Re-…☆10Sep 15, 2019Updated 6 years ago
- RISCV MYTH 4 stage pipelined core designed using TL-Verilog and supports RV32I base integer instruction set☆15Jan 14, 2021Updated 5 years ago
- Synthesizable SystemVerilog IP-Core of the I2S Receiver☆10Jun 7, 2020Updated 5 years ago
- ☆10Jun 4, 2021Updated 4 years ago
- Documentation for the 2025 IEEE SSCS Chipathon Track on MOSbius☆13Sep 6, 2025Updated 5 months ago
- RTLMeter benchmark suite☆29Jan 25, 2026Updated 3 weeks ago
- The hardware implementation of UDP in Bluespec SystemVerilog☆14Jun 3, 2024Updated last year
- ☆11Nov 14, 2023Updated 2 years ago
- Post-Silicon Validation Tool based on REVERSI☆12Dec 10, 2025Updated 2 months ago
- Load bitstream to AG1K series FPGA using CH552☆12Nov 19, 2021Updated 4 years ago
- Search your GroupMe messages.☆11Jan 21, 2026Updated 3 weeks ago
- Design data files for MakeLSI☆11Jul 9, 2016Updated 9 years ago
- OpenROAD Agent. This repository contain the model to train and testing the model using EDA Corpus dataset.☆21Jul 24, 2025Updated 6 months ago
- ☆11Jun 9, 2023Updated 2 years ago
- Collection of Spectre-type, Meltdown-type and MDS-type PoCs☆10Aug 25, 2020Updated 5 years ago