rsnikhil / DEVEL_Learn_Bluespec_and_RISCV_DesignLinks
Development area for another repo: Learn_Bluespec_and_RISCV_Design
☆12Updated 8 months ago
Alternatives and similar repositories for DEVEL_Learn_Bluespec_and_RISCV_Design
Users that are interested in DEVEL_Learn_Bluespec_and_RISCV_Design are comparing it to the libraries listed below
Sorting:
- Verification environment for the OpenHW Group's CORE-V High Performance Data Cache controller.☆16Updated 6 months ago
- Textbook and full source codes to learn basics of RISC-V pipelined CPU design using the Bluespec Hardware Design Language(s)☆82Updated last month
- Open source RTL simulation acceleration on commodity hardware☆29Updated 2 years ago
- Championship Branch Prediction 2025☆53Updated 3 months ago
- Equivalence checking with Yosys☆45Updated 3 weeks ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆88Updated last year
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆105Updated 3 months ago
- Proposed RISC-V Composable Custom Extensions Specification☆71Updated 2 months ago
- high-performance RTL simulator☆174Updated last year
- A tool for synthesizing Verilog programs☆99Updated last week
- ☆87Updated last year
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆89Updated last week
- Bluespec BSV HLHDL tutorial☆108Updated 9 years ago
- A RISC-V processor written in BSV, based on the Flute core. Has support for integrating tightly-coupled accelerators, and for integrating…☆24Updated 2 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- ILA Model Database☆23Updated 4 years ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆113Updated last year
- Advanced Architecture Labs with CVA6☆66Updated last year
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆50Updated 2 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆22Updated last week
- RISC-V Formal Verification Framework☆147Updated this week
- Chisel RISC-V Vector 1.0 Implementation☆109Updated this week
- Fast Symbolic Repair of Hardware Design Code☆25Updated 7 months ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆114Updated 2 weeks ago
- ☆23Updated 4 years ago
- The OpenPiton Platform☆29Updated 2 years ago
- (System)Verilog to Chisel translator☆116Updated 3 years ago
- ☆17Updated 2 months ago
- PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…☆22Updated 2 months ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆39Updated 3 weeks ago