riscvarchive / educational-materials

Related projects: ⓘ

• chipsalliance / VeeRwolf
  FuseSoC-based SoC for VeeR EH1 and EL2
  ☆280Updated 3 weeks ago
• pulp-platform / riscv-dbg
  RISC-V Debug Support for our PULP RISC-V Cores
  ☆213Updated last month
• chipsalliance / Cores-VeeR-EL2
  VeeR EL2 Core
  ☆243Updated this week
• ucb-bar / riscv-mini
  Simple RISC-V 3-stage Pipeline in Chisel
  ☆537Updated last month
• riscv / riscv-debug-spec
  Working Draft of the RISC-V Debug Specification Standard
  ☆454Updated last week
• schoeberl / chisel-book
  Digital Design with Chisel
  ☆740Updated last month
• openhwgroup / force-riscv
  Instruction Set Generator initially contributed by Futurewei
  ☆255Updated 11 months ago
• chipsalliance / dromajo
  RISC-V RV64GC emulator designed for RTL co-simulation
  ☆210Updated last week
• riscv-non-isa / riscv-arch-test
  ☆501Updated 3 weeks ago
• chipsalliance / Cores-VeeR-EH2
  ☆211Updated last year
• sifive / freedom-tools
  Tools for SiFive's Freedom Platform
  ☆216Updated 3 years ago
• openhwgroup / programs
  Documentation for the OpenHW Group's set of CORE-V RISC-V cores
  ☆187Updated last week
• bluespec / Piccolo
  RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT)
  ☆305Updated 2 years ago
• riscv / riscv-bitmanip
  Working draft of the proposed RISC-V Bitmanipulation extension
  ☆203Updated 6 months ago
• lowRISC / ariane
  Ariane is a 6-stage RISC-V CPU
  ☆112Updated 4 years ago
• riscv-ovpsim / imperas-riscv-tests
  ☆154Updated 9 months ago
• RoaLogic / RV12
  RISC-V CPU Core
  ☆280Updated 3 months ago
• chipsalliance / Cores-VeeR-EH1
  VeeR EH1 core
  ☆810Updated last year
• riscvarchive / riscv-software-list
  The RISC-V software tools list, as seen on riscv.org
  ☆456Updated 3 years ago
• tilk / riscv-simple-sv
  A simple RISC V core for teaching
  ☆165Updated 2 years ago
• riscv / riscv-fast-interrupt
  Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)
  ☆237Updated last week
• chipsalliance / VeeR-ISS
  ☆115Updated 11 months ago
• stevehoover / warp-v
  WARP-V is an open-source RISC-V CPU core generator written in TL-Verilog.
  ☆223Updated this week
• SymbioticEDA / riscv-formal
  RISC-V Formal Verification Framework
  ☆574Updated 2 years ago
• bluespec / Flute
  RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance
  ☆350Updated 11 months ago
• subbdue / systemverilog.io
  Code used in
  ☆168Updated 7 years ago
• sifive / sifive-blocks
  Common RTL blocks used in SiFive's projects
  ☆177Updated 2 years ago
• black-parrot / black-parrot
  A Linux-capable RISC-V multicore for and by the world
  ☆597Updated 2 weeks ago
• openhwgroup / cv32e40x
  4 stage, in-order, compute RISC-V core based on the CV32E40P
  ☆208Updated last month
• openhwgroup / core-v-cores
  CORE-V Family of RISC-V Cores
  ☆199Updated 7 months ago