Educational materials for RISC-V
☆228Mar 26, 2021Updated 5 years ago
Alternatives and similar repositories for educational-materials
Users that are interested in educational-materials are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- The RISC-V software tools list, as seen on riscv.org☆482Mar 26, 2021Updated 5 years ago
- Multi-Processor System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆14Aug 9, 2026Updated 2 months ago
- The binaries for SaxonSoc Linux and other configurations☆18Mar 23, 2023Updated 3 years ago
- PQR5ASM is a RISC-V Assembler compliant with RV32IM☆19Aug 6, 2026Updated 2 months ago
- 😎 A curated list of awesome RISC-V implementations☆149Mar 12, 2023Updated 3 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- RISC-V Cores, SoC platforms and SoCs☆929Mar 26, 2021Updated 5 years ago
- ☆26Feb 15, 2025Updated last year
- WARP-V is an open-source RISC-V CPU core generator written in TL-Verilog.☆258Sep 24, 2026Updated 2 weeks ago
- This is a hardware implementation of exact multiply accumulator for 32-bit posit number with es=2☆17Jan 27, 2018Updated 8 years ago
- Spike, a RISC-V ISA Simulator☆3,243Updated this week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,153Updated this week
- A simple OoO processor developed by njuallen and wierton, it won 2nd prize in LoongsonCup18.☆31Feb 10, 2020Updated 6 years ago
- ☆25Jan 16, 2019Updated 7 years ago
- RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT)☆343Jan 23, 2022Updated 4 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- FPGA examples for 8bitworkshop.com☆30May 23, 2019Updated 7 years ago
- educational microarchitectures for risc-v isa☆759Sep 1, 2025Updated last year
- FuseSoC-based SoC for VeeR EH1 and EL2☆343Dec 11, 2024Updated last year
- Z-Core - A Lightweight RISC-V Processor (RV32IMZicsr)☆15Oct 4, 2026Updated last week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,716Sep 24, 2026Updated 2 weeks ago
- The official RISC-V getting started guide☆202Feb 12, 2024Updated 2 years ago
- RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance☆383Oct 19, 2023Updated 2 years ago
- Quick'n'dirty FuseSoC+cocotb example☆20Nov 26, 2024Updated last year
- Accompanying live info and links for VLSI Design Systems and Redwood EDA "Microprocessor for You in Thirty Hours" Workshop☆103Apr 25, 2026Updated 5 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Quickly update a bitstream with new RAM contents☆17Jun 8, 2021Updated 5 years ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆642Sep 14, 2026Updated 3 weeks ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆1,006Nov 15, 2024Updated last year
- Test Chip General Purpose OpAmp using Skywater SKY130 PDK☆21Mar 1, 2021Updated 5 years ago
- RISC-V Formal Verification Framework☆634Apr 6, 2022Updated 4 years ago
- Example LED blinking project for your FPGA dev board of choice☆199Feb 28, 2026Updated 7 months ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Jan 6, 2022Updated 4 years ago
- RISC-V Tools (ISA Simulator and Tests)☆1,195Dec 22, 2022Updated 3 years ago
- Common SystemVerilog components☆807Sep 18, 2026Updated 3 weeks ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- Icestudio Collection to drive displays from Open Source FPGAs☆20Jun 28, 2024Updated 2 years ago
- Simulator of a memory controller to connect DRAMSim and FlashDIMMSim into one unified memory☆18Apr 4, 2024Updated 2 years ago
- Opensource building blocks for TinyFPGA microcontrollers and retro computers.☆18Sep 29, 2017Updated 9 years ago
- powerpc processor prototype and an example of semiconductor startup biz plan☆14Feb 2, 2019Updated 7 years ago
- Implementation of the Snappy compression algorithm as a RoCC accelerator☆12Jul 29, 2019Updated 7 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆71Jun 28, 2025Updated last year
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,310Oct 1, 2026Updated last week