Monorepo containing a machine-readable database of the RISC-V specification and artifact generation tools
☆166Mar 17, 2026Updated this week
Alternatives and similar repositories for riscv-unified-db
Users that are interested in riscv-unified-db are comparing it to the libraries listed below
Sorting:
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆11Aug 3, 2022Updated 3 years ago
- ☆28Mar 31, 2025Updated 11 months ago
- ☆13Jan 16, 2026Updated 2 months ago
- The 'missing header' for Chisel☆24Feb 5, 2026Updated last month
- Nix template for the chisel-based industrial designing flows.☆56Apr 23, 2025Updated 10 months ago
- The Scala parser to parse riscv/riscv-opcodes generate☆25Jan 21, 2026Updated 2 months ago
- Chisel RISC-V Vector 1.0 Implementation☆138Updated this week
- The holy grail of preprocessor metaprogramming : (actually) turing complete macros☆10Mar 11, 2022Updated 4 years ago
- A template-based, layer-oriented High Level Synthesis Tool for AI algorithms☆13Mar 12, 2026Updated last week
- ET Accelerator Firmware and Runtime☆35Updated this week
- Top project for RISC-V Matrix extension proposal and related opensource implementations.☆35Mar 26, 2024Updated last year
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆36Jan 26, 2026Updated last month
- RISC-V fast interrupt controller☆33Nov 20, 2025Updated 4 months ago
- RISC-V Opcodes☆842Mar 14, 2026Updated last week
- Build mini linux for your own RISC-V emulator!☆24Sep 11, 2024Updated last year
- ☆103Aug 29, 2025Updated 6 months ago
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.☆112Mar 13, 2026Updated last week
- Modern co-simulation framework for RISC-V CPUs☆172Updated this week
- Linux kernel source tree☆22Updated this week
- Fuzz everything! Now let's fuzz chip!☆35Feb 11, 2026Updated last month
- This repo includes XiangShan's function units☆30Feb 14, 2026Updated last month
- 本项目已被合并至官方Chiplab中☆13Jan 13, 2025Updated last year
- Framework for in-VM test execution and monitoring, inspired by Sandsifter☆15Updated this week
- ✔️ Port of RISCOF to check NEORV32 for RISC-V ISA compatibility.☆39Feb 22, 2026Updated last month
- ☆312Mar 14, 2026Updated last week
- Open-Source EDA workshop for RISC-V community☆12Jul 27, 2022Updated 3 years ago
- Summary of bugs in Xuantie C9XX core design. include C906/C908/C910/C920☆29Feb 10, 2026Updated last month
- a QEMU + gem5 co-simulation framework for AMD MI300X GPU research.☆29Updated this week
- Administrative repository for the Integrated Matrix Extension Task Group☆34Dec 15, 2025Updated 3 months ago
- RISC-V Architecture Profiles☆177Mar 13, 2026Updated last week
- RISC-V Zve32x, Zve32f, Zvfh Vector Coprocessor☆17Feb 17, 2026Updated last month
- A simple C++ CMake project to jump-start development of SystemC models and systems☆30Nov 24, 2024Updated last year
- upstream: https://github.com/RALC88/gem5☆33May 30, 2023Updated 2 years ago
- ☆67Mar 3, 2026Updated 2 weeks ago
- ☆81Oct 29, 2024Updated last year
- Vivado in GitLab-Runner for GitLab CI/CD☆10Oct 27, 2022Updated 3 years ago
- My Curriculum Vitae and Resume☆16Jul 14, 2024Updated last year
- 我从动漫中学习到的知识和人生感悟☆16Mar 6, 2025Updated last year
- ☆17Dec 19, 2025Updated 3 months ago