Monorepo containing a machine-readable database of the RISC-V specification and artifact generation tools
☆169Apr 2, 2026Updated last week
Alternatives and similar repositories for riscv-unified-db
Users that are interested in riscv-unified-db are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆11Aug 3, 2022Updated 3 years ago
- ☆29Mar 31, 2025Updated last year
- ☆14Apr 1, 2026Updated last week
- The 'missing header' for Chisel☆23Feb 5, 2026Updated 2 months ago
- Nix template for the chisel-based industrial designing flows.☆56Apr 23, 2025Updated 11 months ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- The Scala parser to parse riscv/riscv-opcodes generate☆24Jan 21, 2026Updated 2 months ago
- The holy grail of preprocessor metaprogramming : (actually) turing complete macros☆10Mar 11, 2022Updated 4 years ago
- Chisel RISC-V Vector 1.0 Implementation☆143Mar 25, 2026Updated 2 weeks ago
- A template-based, layer-oriented High Level Synthesis Tool for AI algorithms☆14Mar 24, 2026Updated 2 weeks ago
- Reasoning LLMs optimized for Chisel code generation☆25Jun 19, 2025Updated 9 months ago
- Parallel ./configure proof of concept☆42Apr 25, 2025Updated 11 months ago
- Top project for RISC-V Matrix extension proposal and related opensource implementations.☆36Mar 26, 2024Updated 2 years ago
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆36Jan 26, 2026Updated 2 months ago
- RISC-V fast interrupt controller☆34Nov 20, 2025Updated 4 months ago
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- RISC-V Opcodes☆853Mar 24, 2026Updated 2 weeks ago
- Microarchitectural control flow integrity (𝜇CFI) verification checks whether there exists a control or data flow from instruction's ope…☆16Feb 12, 2026Updated last month
- Build mini linux for your own RISC-V emulator!☆24Sep 11, 2024Updated last year
- ET Accelerator Firmware and Runtime☆39Updated this week
- ☆103Aug 29, 2025Updated 7 months ago
- Modern co-simulation framework for RISC-V CPUs☆173Apr 3, 2026Updated last week
- Linux kernel source tree☆22Apr 3, 2026Updated last week
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.☆120Updated this week
- Fuzz everything! Now let's fuzz chip!☆38Apr 4, 2026Updated last week
- NordVPN Threat Protection Pro™ • AdTake your cybersecurity to the next level. Block phishing, malware, trackers, and ads. Lightweight app that works with all browsers.
- This repo includes XiangShan's function units☆30Feb 14, 2026Updated last month
- 本项目已被合并至官方Chiplab中☆13Jan 13, 2025Updated last year
- Framework for in-VM test execution and monitoring, inspired by Sandsifter☆15Updated this week
- ✔️ Port of RISCOF to check NEORV32 for RISC-V ISA compatibility.☆39Feb 22, 2026Updated last month
- ☆313Apr 3, 2026Updated last week
- Open-Source EDA workshop for RISC-V community