Monorepo containing a machine-readable database of the RISC-V specification and artifact generation tools
☆226Oct 17, 2026Updated this week
Alternatives and similar repositories for riscv-unified-db
Users that are interested in riscv-unified-db are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆36Mar 31, 2025Updated last year
- Microarchitectural control flow integrity (𝜇CFI) verification checks whether there exists a control or data flow from instruction's ope…☆16Jul 2, 2026Updated 3 months ago
- Chisel RISC-V Vector 1.0 Implementation☆158Updated this week
- The User Guide of XiangShan.☆22Sep 1, 2026Updated last month
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆39May 4, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆11Apr 13, 2026Updated 6 months ago
- ☆16Oct 12, 2026Updated last week
- A Linux-supported RISC-V SoC for FPGAs, described in Verilog HDL☆23Aug 6, 2026Updated 2 months ago
- Craft your EDA toolchain with GRH IR☆19Oct 8, 2026Updated last week
- The 'missing header' for Chisel☆24Feb 5, 2026Updated 8 months ago
- ☆86Updated this week
- ☆15Apr 28, 2026Updated 5 months ago
- Fuzz everything! Now let's fuzz chip!☆46Jun 5, 2026Updated 4 months ago
- ☆17Oct 8, 2026Updated last week
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- RISC-V Directed Test Framework and Compliance Suite, RiESCUE☆72Sep 16, 2026Updated last month
- RISC-V Formal Verification Framework☆219Jul 15, 2026Updated 3 months ago
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆262Oct 9, 2026Updated last week
- Sail RISC-V model☆781Updated this week
- SpacemiT K3 X100 A100 - random snippets from this RISC-V CPU☆24Sep 8, 2026Updated last month
- RISC-V Zve32x, Zve32f, Zvfh Vector Coprocessor☆21Oct 5, 2026Updated last week
- RISC-V Verification Interface☆168Sep 25, 2026Updated 3 weeks ago
- ✔️ Port of RISCOF to check NEORV32 for RISC-V ISA compatibility.☆38Feb 22, 2026Updated 7 months ago
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆41Feb 6, 2024Updated 2 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Summary of bugs in Xuantie C9XX core design. include C906/C908/C910/C920☆36Jun 1, 2026Updated 4 months ago
- A fork of Xiangshan for AI☆63Updated this week
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.☆146Updated this week
- RISC-V Opcodes☆885Updated this week
- Scalable Interface for RISC-V ISA Extensions☆26Aug 13, 2026Updated 2 months ago
- ☆324Jul 22, 2026Updated 2 months ago
- Artifact Evaluation of "GhostCache: Timer- and Counter-Free Cache Attacks Exploiting Weak Coherence on RISC-V and ARM Chips" (CCS 2025)☆24Jul 19, 2025Updated last year
- CORE-ET Silicon Platform☆82May 7, 2026Updated 5 months ago
- ELF patcher to convert LoongArch64 ABI 1.0 C/C++ binaries to ABI 2.0 compatible binaries☆19Oct 29, 2025Updated 11 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Automated Vulnerability Detection Framework for Transient Execution Vulnerabilities (IEEE S&P '26)☆38Apr 17, 2026Updated 6 months ago
- Artifacts for Cascade: CPU Fuzzing via Intricate Program Generation (USENIX Security 2024)☆144Aug 30, 2024Updated 2 years ago
- ☆17Mar 23, 2026Updated 6 months ago
- ☆105Apr 16, 2026Updated 6 months ago
- SurgeFuzz: Surge-Aware Directed Fuzzing for CPU Designs (ICCAD 2023)☆23Dec 5, 2024Updated last year
- An open-source, JEDEC JESD270-4A-compliant HBM4 memory subsystem (controller + PHY-shim + DFT + RAS + security wrapper) tightly coupled t…☆27Jun 14, 2026Updated 4 months ago
- Modular RISC-V implementation & SoC☆23Oct 9, 2026Updated last week