Monorepo containing a machine-readable database of the RISC-V specification and artifact generation tools
☆161Updated this week
Alternatives and similar repositories for riscv-unified-db
Users that are interested in riscv-unified-db are comparing it to the libraries listed below
Sorting:
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆11Aug 3, 2022Updated 3 years ago
- The 'missing header' for Chisel☆23Feb 5, 2026Updated 3 weeks ago
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆36Jan 26, 2026Updated last month
- ☆28Mar 31, 2025Updated 11 months ago
- The Scala parser to parse riscv/riscv-opcodes generate☆24Jan 21, 2026Updated last month
- upstream: https://github.com/RALC88/gem5☆33May 30, 2023Updated 2 years ago
- Monorepo for the Torus Network TypesSript Ecosystem. It's managed with Turborepo and pnpm.☆16Feb 16, 2026Updated last week
- Build mini linux for your own RISC-V emulator!☆24Sep 11, 2024Updated last year
- A template-based, layer-oriented High Level Synthesis Tool for AI algorithms☆13Dec 15, 2025Updated 2 months ago
- Lambda Calculus parser and interpreter made in TypeScript's type system☆14May 24, 2024Updated last year
- RISC-V Zve32x, Zve32f, Zvfh Vector Coprocessor☆16Feb 17, 2026Updated last week
- The holy grail of preprocessor metaprogramming : (actually) turing complete macros☆10Mar 11, 2022Updated 3 years ago
- Nix template for the chisel-based industrial designing flows.☆52Apr 23, 2025Updated 10 months ago
- ☆67Updated this week
- Chisel RISC-V Vector 1.0 Implementation☆133Updated this week
- Microarchitectural control flow integrity (𝜇CFI) verification checks whether there exists a control or data flow from instruction's ope…☆16Feb 12, 2026Updated 2 weeks ago
- Framework for in-VM test execution and monitoring, inspired by Sandsifter☆14Updated this week
- Nix flake for more up-to-date versions of EDA tools☆20Feb 20, 2026Updated last week
- Vivado in GitLab-Runner for GitLab CI/CD☆10Oct 27, 2022Updated 3 years ago
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.☆108Feb 11, 2026Updated 2 weeks ago
- This repo includes XiangShan's function units☆30Feb 14, 2026Updated 2 weeks ago
- Modern co-simulation framework for RISC-V CPUs☆171Feb 20, 2026Updated last week
- ET Accelerator Firmware and Runtime☆35Feb 18, 2026Updated last week
- Library of example SystemC/TLM peripherals for various SoCs based on the SCS library☆14Feb 8, 2026Updated 3 weeks ago
- Formal verification tools for Chisel and RISC-V☆13Jul 2, 2024Updated last year
- Open-Source EDA workshop for RISC-V community☆12Jul 27, 2022Updated 3 years ago
- 本项目已被合并至官方Chiplab中☆13Jan 13, 2025Updated last year
- ☆103Aug 29, 2025Updated 6 months ago
- A very shitty lambda calculus.☆16Jan 17, 2025Updated last year
- The RISC-V External Debug Security Specification☆20Updated this week
- My Curriculum Vitae and Resume☆16Jul 14, 2024Updated last year
- ☆20Nov 27, 2023Updated 2 years ago
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆203Feb 18, 2026Updated last week
- Dump Apple PMU counter definitions from `/usr/share/kpep` in macOS☆16Jan 8, 2026Updated last month
- An OpenRISC 1000 multi-core virtual platform based on SystemC/TLM☆15Mar 25, 2025Updated 11 months ago
- ☆17Apr 3, 2022Updated 3 years ago
- Summary of bugs in Xuantie C9XX core design. include C906/C908/C910/C920☆28Feb 10, 2026Updated 2 weeks ago
- 🌄 RISC-V Ecosystem Landscape: a living document that developers, investors, vendors, researchers and others can use as a resource on the…☆21Updated this week
- RISC-V Opcodes☆839Feb 21, 2026Updated last week