Alternatives and similar repositories for riscv-unified-db

Users that are interested in riscv-unified-db are comparing it to the libraries listed below

• riscv-non-isa / riscv-iommu
  RISC-V IOMMU Specification
  ☆146Updated last week
• YosysHQ / riscv-formal
  RISC-V Formal Verification Framework
  ☆177Updated 2 weeks ago
• riscv-software-src / riscof
  ☆102Updated 5 months ago
• riscv / riscv-profiles
  RISC-V Architecture Profiles
  ☆171Updated this week
• riscv-non-isa / riscv-trace-spec
  RISC-V Processor Trace Specification
  ☆204Updated this week
• riscv / riscv-cheri
  This repository contains the CHERI extension specification, adding hardware capabilities to RISC-V ISA to enable fine-grained memory prot…
  ☆96Updated last week
• riscvarchive / riscv-code-size-reduction
  ☆148Updated last year
• pulp-platform / spatz
  Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.
  ☆135Updated this week
• SpinalHDL / VexiiRiscv
  Like VexRiscv, but, Harder, Better, Faster, Stronger
  ☆200Updated this week
• tenstorrent / riscv_arch_tests
  Self checking RISC-V directed tests
  ☆119Updated 7 months ago
• ucb-bar / riscv-torture
  RISC-V Torture Test
  ☆211Updated last year
• chipsalliance / dromajo
  RISC-V RV64GC emulator designed for RTL co-simulation
  ☆239Updated last year
• chipsalliance / riscv-vector-tests
  Unit tests generator for RVV 1.0
  ☆100Updated 2 months ago
• rsnikhil / Learn_Bluespec_and_RISCV_Design
  Textbook and full source codes to learn basics of RISC-V pipelined CPU design using the Bluespec Hardware Design Language(s)
  ☆91Updated 3 months ago
• SpinalHDL / NaxRiscv
  ☆305Updated last week
• riscv / riscv-fast-interrupt
  Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)
  ☆285Updated this week
• riscv-non-isa / iopmp-spec
  This repository contains the specification source for the RISC-V IOPMP Specification. This document proposes a Physical Memory Protectio…
  ☆37Updated last week
• riscv-non-isa / riscv-toolchain-conventions
  Documenting the expected behaviour and supported command-line switches for GNU and LLVM based RISC-V toolchains
  ☆151Updated this week
• bucaps / marss-riscv
  TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems
  ☆162Updated 3 years ago
• litmus-tests / litmus-tests-riscv
  RISC-V architecture concurrency model litmus tests
  ☆97Updated last week
• riscv-ovpsim / imperas-riscv-tests
  ☆193Updated 2 years ago
• riscv / riscv-aia
  ☆99Updated 2 weeks ago
• riscvarchive / riscv-CMOs
  ☆89Updated 5 months ago
• microsoft / cheriot-ibex
  cheriot-ibex is a RTL implementation of CHERIoT ISA based on LowRISC's Ibex core.
  ☆119Updated 5 months ago
• riscv / riscv-plic-spec
  PLIC Specification
  ☆150Updated last week
• chipsalliance / firrtl-spec
  The specification for the FIRRTL language
  ☆62Updated 3 weeks ago
• riscvarchive / riscv-aclint
  ☆42Updated 4 years ago
• rameloni / tywaves-chisel
  A repository that implements Tywaves: enabling a type-based waveform debugging for Chisel and Tydi-Chisel. Mapping from Chisel level code…
  ☆55Updated last year
• openhwgroup / cv32e40s
  4 stage, in-order, secure RISC-V core based on the CV32E40P
  ☆154Updated last year
• tenstorrent / whisper
  ☆76Updated 2 weeks ago