Alternatives and similar repositories for linux

Users that are interested in linux are comparing it to the libraries listed below

• revyos / revyos
  Yet another Linux Distro for RISC-V!
  ☆64Updated 2 weeks ago
• ruyisdk / linux-xuantie-kernel
  ☆29Updated last month
• dramforever / opensbi-h
  WIP: A fork of OpenSBI, with software-emulated hypervisor extension support
  ☆39Updated 2 months ago
• sophgocommunity / SG2042-Newsletter
  Weekly update for SG2042 ecosystem. RISC-V is inevitable!
  ☆22Updated this week
• felixonmars / archriscv-packages
  Modified Arch Linux packages for archriscv
  ☆238Updated this week
• ruyisdk / support-matrix
  RISC-V Board and OS Support Matrix
  ☆32Updated this week
• XUANTIE-RV / xuantie-gnu-toolchain
  GNU toolchain for Xuantie RISC-V CPU, including GCC and Binutils ……
  ☆98Updated last month
• space-mit / riscv-ime-extension-spec
  Following the RISC-V IME extension standard, and reusing Vector register resources, these instructions can bring more than a tenfold perf…
  ☆57Updated 8 months ago
• starfive-tech / edk2
  ☆22Updated last year
• sipeed / LicheePi4A
  LicheePi4A info&sdk
  ☆48Updated 11 months ago
• RISCVtestbed / rvv-rollback
  Translate RISC-V Vector Assembly from v1.0 to v0.7
  ☆33Updated 8 months ago
• sifiveinc / meta-sifive
  SiFive OpenEmbedded / Yocto BSP Layer
  ☆52Updated 3 weeks ago
• cwt-vf2 / archlinux-image-vf2
  Build script to create Arch Linux image for VisionFive 2
  ☆37Updated last month
• XUANTIE-RV / buildroot
  Buildroot customized for Xuantie™ RISC-V CPU
  ☆44Updated 3 years ago
• riscv-non-isa / riscv-c-api-doc
  Documentation of the RISC-V C API
  ☆76Updated this week
• sophgo / linux-riscv
  Linux kernel stable tree
  ☆30Updated this week
• riscv-non-isa / riscv-uefi
  ☆29Updated 3 years ago
• XUANTIE-RV / thead-extension-spec
  XuanTie vendor extension Instruction Set spec
  ☆36Updated 3 months ago
• sophgo / sophgo-doc
  ☆64Updated 2 months ago
• brucehoult / rvv_example
  Simple demonstration of using the RISC-V Vector extension
  ☆42Updated last year
• riscv-non-isa / riscv-brs
  The Boot and Runtime Services (BRS) specification provides the software requirements for system vendors and Operating System Vendors (OSV…
  ☆47Updated this week
• damien-lemoal / buildroot
  buildroot fork
  ☆36Updated this week
• starfive-tech / JH7100_Docs
  ☆61Updated 3 years ago
• sehraf / d1-riscv-arch-image-builder
  RISC-V Archlinux D1 LicheeRV image builder
  ☆117Updated 6 months ago
• maquefel / licheerv-boot-build
  Wrapper to Sipeed LicheeRV Nezha CM C906 boot0, opensbi, u-boot, kernel with tiny initramfs
  ☆29Updated 3 years ago
• gentoo / riscv
  [MIRROR] gentoo riscv overlay
  ☆17Updated 2 weeks ago
• bigmagic123 / d1-nezha-baremeta
  riscv64 d1-nezha baremeta(Allwinner D1 riscv chip)
  ☆80Updated 3 years ago
• howjmay / neon2rvv
  A translator from ARM NEON intrinsics to RISCV-V Extension implementation
  ☆31Updated 8 months ago
• cyrozap / rv51
  A RISC-V emulator for the 8051 (MCS-51) microcontroller.
  ☆139Updated 8 months ago
• camel-cdr / rvv-bench
  A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code
  ☆112Updated last week