pulp-platform / clicLinks
RISC-V fast interrupt controller
☆29Updated this week
Alternatives and similar repositories for clic
Users that are interested in clic are comparing it to the libraries listed below
Sorting:
- A demo system for Ibex including debug support and some peripherals☆80Updated 3 weeks ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆124Updated 4 months ago
- HW Design Collateral for Caliptra RoT IP☆116Updated this week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆19Updated 2 weeks ago
- ☆97Updated 3 months ago
- open-source Ethenet media access controller for Ariane on Genesys-2☆19Updated 6 years ago
- Setup scripts and files needed to compile CoreMark on RISC-V☆71Updated last year
- ☆150Updated 2 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆80Updated 3 years ago
- RISC-V Nox core☆68Updated 4 months ago
- ☆107Updated 2 weeks ago
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆155Updated this week
- Antmicro's fast, vendor-neutral DMA IP in Chisel☆126Updated 6 months ago
- RISC-V Verification Interface☆124Updated this week
- ☆189Updated last year
- FPGA reference design for the the Swerv EH1 Core☆72Updated 5 years ago
- 🐛 JTAG debug transport module (DTM) - compatible to the RISC-V debug specification.☆27Updated 2 years ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆143Updated last week
- RISC-V System on Chip Template☆159Updated 3 months ago
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆187Updated last month
- Control and status register code generator toolchain☆153Updated last week
- Fraunhofer IMS processor core. RISC-V ISA (RV32IM) with additional peripherals for embedded AI applications and smart sensors.☆98Updated 5 months ago
- RISCV model for Verilator/FPGA targets☆53Updated 6 years ago
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆76Updated 2 years ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆93Updated 2 weeks ago
- RISC-V Nexus Trace TG documentation and reference code☆55Updated 10 months ago
- Basic RISC-V Test SoC☆160Updated 6 years ago
- FuseSoC standard core library☆148Updated 5 months ago
- SystemVerilog synthesis tool☆218Updated 8 months ago
- PCIe (1.0a to 2.0) Virtual Root Complex model for Verilog, with Endpoint capabilities☆126Updated this week