pulp-platform / clicLinks
RISC-V fast interrupt controller
☆25Updated 3 weeks ago
Alternatives and similar repositories for clic
Users that are interested in clic are comparing it to the libraries listed below
Sorting:
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆111Updated last week
- Naive Educational RISC V processor☆84Updated last month
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆120Updated last week
- ☆87Updated 4 months ago
- A demo system for Ibex including debug support and some peripherals☆73Updated last month
- ☆181Updated last year
- Antmicro's fast, vendor-neutral DMA IP in Chisel☆122Updated 2 months ago
- RISC-V System on Chip Template☆158Updated last month
- SystemVerilog synthesis tool☆201Updated 4 months ago
- CVA6 SDK containing RISC-V tools and Buildroot☆70Updated 3 weeks ago
- RISC-V Torture Test☆196Updated last year
- Fabric generator and CAD tools.☆190Updated last week
- HW Design Collateral for Caliptra RoT IP☆100Updated this week
- RISC-V Debug Support for our PULP RISC-V Cores☆260Updated 2 months ago
- Self checking RISC-V directed tests☆110Updated last month
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆181Updated 3 weeks ago
- Setup scripts and files needed to compile CoreMark on RISC-V☆69Updated 11 months ago
- ☆97Updated last year
- The multi-core cluster of a PULP system.☆105Updated last week
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆49Updated 8 months ago
- SoC based on VexRiscv and ICE40 UP5K☆159Updated 4 months ago
- RISC-V Verification Interface☆97Updated last month
- A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow …☆107Updated this week
- RISC-V Formal Verification Framework☆142Updated last month
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆112Updated this week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆19Updated last week
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆71Updated last year
- RISC-V Nox core☆66Updated 3 months ago
- Fraunhofer IMS processor core. RISC-V ISA (RV32IM) with additional peripherals for embedded AI applications and smart sensors.☆96Updated 3 weeks ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆169Updated 3 weeks ago