pulp-platform / clicLinks
RISC-V fast interrupt controller
☆24Updated last month
Alternatives and similar repositories for clic
Users that are interested in clic are comparing it to the libraries listed below
Sorting:
- A demo system for Ibex including debug support and some peripherals☆67Updated last week
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆105Updated 2 weeks ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆19Updated 3 months ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated last year
- Naive Educational RISC V processor☆83Updated this week
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆77Updated this week
- RISC-V Nox core☆62Updated 2 months ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆67Updated last year
- Setup scripts and files needed to compile CoreMark on RISC-V☆68Updated 10 months ago
- The multi-core cluster of a PULP system.☆97Updated this week
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆60Updated 4 months ago
- Spen's Official OpenOCD Mirror☆50Updated 2 months ago
- My notes for DDR3 SDRAM controller☆35Updated 2 years ago
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆31Updated last year
- RISCV model for Verilator/FPGA targets☆53Updated 5 years ago
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆47Updated 7 months ago
- HW Design Collateral for Caliptra RoT IP☆93Updated this week
- IEEE P1735 decryptor for VHDL☆32Updated 9 years ago
- Bitstream relocation and manipulation tool.☆46Updated 2 years ago
- ☆44Updated 2 months ago
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆42Updated 2 years ago
- ☆95Updated last year
- FPGA reference design for the the Swerv EH1 Core☆71Updated 5 years ago
- The CORE-V CVE2 is a small 32 bit RISC-V CPU core (RV32IMC/EMC) with a two stage pipeline, based on the original zero-riscy work from ETH…☆43Updated last month
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆65Updated 5 months ago
- ☆59Updated 3 years ago
- 📁 NEORV32 projects and exemplary setups for various FPGAs, boards and (open-source) toolchains.☆77Updated this week
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆62Updated last year
- IOMMU IP compliant with the RISC-V IOMMU Specification v1.0☆94Updated 2 months ago
- This is the fork of CVA6 intended for PULP development.☆21Updated 3 weeks ago