RISC-V fast interrupt controller
☆35Jun 8, 2026Updated 3 weeks ago
Alternatives and similar repositories for clic
Users that are interested in clic are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RISC-V IOMMU in verilog☆22Jun 18, 2022Updated 4 years ago
- WCH BLE MCU reverse engineering (CH579)☆16Mar 27, 2024Updated 2 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆21Apr 23, 2026Updated 2 months ago
- AIA IP compliant with the RISC-V AIA spec☆46Jan 27, 2025Updated last year
- RISC-V IOMMU Demo (Linux & Bao)☆24Dec 5, 2023Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- The CORE-V CVE2 is a small 32 bit RISC-V CPU core (RV32IMC/EMC) with a two stage pipeline, based on the original zero-riscy work from ETH…☆64Jun 19, 2026Updated last week
- ☆16May 6, 2026Updated last month
- ARTICo³ - Dynamic and Partially Reconfigurable Architecture for Run-Time Adaptive, High Performance Embedded Computing☆12Sep 10, 2024Updated last year
- SCARV: a side-channel hardened RISC-V platform☆23Mar 31, 2021Updated 5 years ago
- USB Type-C Power Delivery FPGA☆32Apr 24, 2026Updated 2 months ago
- whatever it means☆18Jun 10, 2026Updated 2 weeks ago
- Improved version of http://web.mit.edu/6.111/volume2/www/f2018/tools/sd_controller.v☆13Dec 6, 2021Updated 4 years ago
- spike-vp☆13Feb 5, 2024Updated 2 years ago
- ☆17Jun 22, 2026Updated last week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- SPI ELF bootloader for Xilinx Microblaze processors☆27Oct 17, 2017Updated 8 years ago
- The repo contains the SPMP architectural specification, which includes capabilities like access control of read/write/execute requests by…☆23Jun 22, 2026Updated last week
- CVA6-platform is a multicore CVA6 with CV-MESH software and regression platform☆13Nov 12, 2023Updated 2 years ago
- ☆15May 25, 2026Updated last month
- Coverview☆32Jun 3, 2026Updated 3 weeks ago
- ☆24Mar 2, 2026Updated 3 months ago
- Virtual FAT16 implementation for embedded USB Mass Storage Device emulation☆13Oct 9, 2022Updated 3 years ago
- A reliable, real-time subsystem for the Carfield SoC☆20Dec 2, 2025Updated 6 months ago
- ☆19Updated this week
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- ☆25Updated this week
- ☆10Jul 1, 2021Updated 4 years ago
- tiny embedded MIPS virtualization platform - a very small and lean hypervisor using MIPS R5 hardware VZ option for embedded systems (IoT …☆20Sep 26, 2023Updated 2 years ago
- Code release for LightMamba accepted by DATE 2025☆23Oct 18, 2025Updated 8 months ago
- OpenCL version of Kaktwoos; Mine cacti with 0xA presses☆10Jun 16, 2022Updated 4 years ago
- ☆14Jul 5, 2019Updated 6 years ago
- Input / Output Physical Memory Protection Unit for RISC-V☆15Jul 20, 2023Updated 2 years ago
- 基于STM32F103C8T6的自制Jlink OB☆13Jan 21, 2019Updated 7 years ago
- Chisel3 AXI4-{Lite, Full, Stream} Definitions☆15Dec 31, 2018Updated 7 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A highly scalable framework for the performance and energy monitoring of HPC servers☆21May 26, 2026Updated last month
- An Open-Source Toolchain for Top-Metal IC Art and Ultra-High-Fidelity GDSII Renders☆28Jan 6, 2026Updated 5 months ago
- ☆12Oct 8, 2025Updated 8 months ago
- A series of examples on zybo board for my blog tutorials.☆11Jul 17, 2016Updated 9 years ago
- A multi-threaded microprocessor interleaving as minimum three threads, which is pin-to-pin compatible with pulpino riscy cores☆19Jul 4, 2025Updated 11 months ago
- privacy guard-driven superuser access☆22Nov 20, 2022Updated 3 years ago
- Sphinx domain to allow integration of Verilog / SystemVerilog documentation into Sphinx.☆27Mar 1, 2021Updated 5 years ago