RISC-V fast interrupt controller
☆35Aug 6, 2026Updated 2 months ago
Alternatives and similar repositories for clic
Users that are interested in clic are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆16Updated this week
- RISC-V IOMMU in verilog☆22Jun 18, 2022Updated 4 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆20Jul 16, 2026Updated 2 months ago
- WCH BLE MCU reverse engineering (CH579)☆16Mar 27, 2024Updated 2 years ago
- AIA IP compliant with the RISC-V AIA spec☆47Sep 7, 2026Updated last month
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- RISC-V IOMMU Demo (Linux & Bao)☆24Dec 5, 2023Updated 2 years ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆23Sep 30, 2026Updated last week
- ☆40Sep 30, 2026Updated last week
- SCARV: a side-channel hardened RISC-V platform☆23Mar 31, 2021Updated 5 years ago
- USB Type-C Power Delivery FPGA☆34Apr 24, 2026Updated 5 months ago
- The official NaplesPU hardware code repository☆37Jul 27, 2019Updated 7 years ago
- SPI ELF bootloader for Xilinx Microblaze processors☆27Oct 17, 2017Updated 8 years ago
- ☆18Sep 5, 2026Updated last month
- ☆13May 8, 2025Updated last year
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- 芯片梯度划分策略☆12Aug 31, 2023Updated 3 years ago
- The CORE-V CVE2 is a small 32 bit RISC-V CPU core (RV32IMC/EMC) with a two stage pipeline, based on the original zero-riscy work from ETH…☆70Sep 2, 2026Updated last month
- spike-vp☆13Feb 5, 2024Updated 2 years ago
- Improved version of http://web.mit.edu/6.111/volume2/www/f2018/tools/sd_controller.v☆13Dec 6, 2021Updated 4 years ago
- Share JTAG chain within RISCV core and Xilinx FPGA.☆10Sep 17, 2019Updated 7 years ago
- ARTICo³ - Dynamic and Partially Reconfigurable Architecture for Run-Time Adaptive, High Performance Embedded Computing☆12Oct 1, 2026Updated last week
- ☆22Aug 6, 2026Updated 2 months ago
- Virtual FAT16 implementation for embedded USB Mass Storage Device emulation☆13Oct 9, 2022Updated 4 years ago
- RISC-V Online Help☆36May 27, 2026Updated 4 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Read-only mirror of the official repo at git://sigrok.org/libsigrok. Pull requests welcome. Please file bugreports at sigrok.org/bugzilla…☆22Sep 29, 2026Updated last week
- tiny embedded MIPS virtualization platform - a very small and lean hypervisor using MIPS R5 hardware VZ option for embedded systems (IoT …☆20Sep 26, 2023Updated 3 years ago
- Message Signaled Interrupts for RISC-V☆28Sep 15, 2024Updated 2 years ago
- riscv uclinux☆15Aug 9, 2019Updated 7 years ago
- GNU DDD is a graphical front-end for command-line debuggers such as GDB, DBX, WDB, Ladebug, JDB, XDB, the Perl debugger, the bash debugge…☆13Jun 15, 2026Updated 3 months ago
- 基于STM32F103C8T6的自制Jlink OB☆13Jan 21, 2019Updated 7 years ago
- Chisel3 AXI4-{Lite, Full, Stream} Definitions☆15Dec 31, 2018Updated 7 years ago
- RISC-V Worlds provides isolation in a hardware platform by constraining access to system physical addresses.☆15Aug 12, 2026Updated last month
- Example of a full DC synthesis script for a simple design☆14Feb 25, 2019Updated 7 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- A series of examples on zybo board for my blog tutorials.☆11Jul 17, 2016Updated 10 years ago
- ☆15Jul 5, 2019Updated 7 years ago
- Input / Output Physical Memory Protection Unit for RISC-V☆16Jul 20, 2023Updated 3 years ago
- ☆12Mar 11, 2021Updated 5 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆90Oct 6, 2022Updated 4 years ago
- A highly scalable framework for the performance and energy monitoring of HPC servers☆21Aug 16, 2026Updated last month
- A multi-threaded microprocessor interleaving as minimum three threads, which is pin-to-pin compatible with pulpino riscy cores☆20Jul 4, 2025Updated last year