Alternatives and similar repositories for salus:

Users that are interested in salus are comparing it to the libraries listed below

• riscv-non-isa / riscv-ap-tee
  This repo holds the work area and revisions of the non-ISA specification created by the RISC-V AP-TEE TG. This specification defines the …
  ☆51Updated 2 weeks ago
• riscv / riscv-cfi
  This specification is integrated into the Priv. and Unpriv. specifications. This repo is no longer maintained. Please refer to the Priv. …
  ☆86Updated last month
• riscvarchive / riscv-tee
  ☆38Updated 2 years ago
• riscv / riscv-spmp
  The repo contains the SPMP architectural specification, which includes capabilities like access control of read/write/execute requests by…
  ☆12Updated 4 months ago
• riscv / riscv-smmtt
  This specification will define the RISC-V privilege ISA extensions required to support Supervisor Domain isolation for multi-tenant secur…
  ☆42Updated last month
• kvm-riscv / linux
  Linux KVM RISC-V repo
  ☆51Updated 2 weeks ago
• riscv-admin / iopmp
  Group administration repository for Tech: IOPMP Task Group
  ☆13Updated 3 weeks ago
• riscv-non-isa / riscv-security-model
  RISC-V Security Model
  ☆29Updated this week
• kvm-riscv / howto
  KVM RISC-V HowTOs
  ☆46Updated 2 years ago
• riscv-non-isa / riscv-uefi
  ☆28Updated 2 years ago
• syswonder / hvisor
  a Rust Hypervisor for mission-critical system
  ☆48Updated this week
• riscv-admin / trusted-computing
  ☆22Updated last year
• nbdd0121 / r2vm
  Rust RISC-V Virtual Machine
  ☆91Updated 2 months ago
• hex-five / multizone-sdk
  MultiZone® Security TEE is the quick and safe way to add security and separation to any RISC-V processors. The RISC-V standard ISA doesn'…
  ☆83Updated 11 months ago
• riscv-non-isa / riscv-iommu
  RISC-V IOMMU Specification
  ☆101Updated 3 weeks ago
• KuangjuX / hypocaust-2
  hypocaust-2, a type-1 hypervisor with H extension run on RISC-V machine
  ☆53Updated last year
• jwnhy / coffer
  Coffer is a RISC-V trusted execution environment developed in Rust.
  ☆20Updated 2 years ago
• rustsbi / rustsbi-hifive-unmatched
  RustSBI support on SiFive FU740 board; FU740 is a five-core heterogeneous processor with four SiFive U74 cores, and one SiFive S7 core
  ☆17Updated last year
• riscv / riscv-profiles
  RISC-V Architecture Profiles
  ☆125Updated last month
• CTSRD-CHERI / qemu
  QEMU with support for CHERI
  ☆55Updated this week
• kvm-unit-tests / kvm-unit-tests
  This is a read-only mirror of the kvm-unit-tests repository from https://gitlab.com/kvm-unit-tests/kvm-unit-tests. Pull requests here at …
  ☆24Updated last month
• riscv / riscv-aia
  ☆85Updated 2 months ago
• AMDESE / linux-svsm
  Linux SVSM (Secure VM Service Module) for secure x86 virtualization in Rust
  ☆126Updated 11 months ago
• josecm / riscv-hyp-tests
  A bare-metal application to test specific features of the risc-v hypervisor extension
  ☆36Updated last year
• CTSRD-CHERI / sail-cheri-riscv
  CHERI-RISC-V model written in Sail
  ☆56Updated last week
• riscv / riscv-j-extension
  Working Draft of the RISC-V J Extension Specification
  ☆173Updated 2 weeks ago
• TF-RMM / tf-rmm
  Reference implementation of Arm-CCA RMM specification
  ☆41Updated this week
• riscv / virtual-memory
  ☆35Updated 3 years ago
• Penglai-Enclave / Penglai-Enclave-TVM
  The main repo of Penglai Enclave based on RISC-V Trapped Virtual Memory (TVM).
  ☆37Updated last year
• seL4 / microkit
  Microkit - A simple operating system framework for the seL4 microkernel
  ☆99Updated last week