starfive-tech / JH7100_ddrinitLinks
☆16Updated 3 years ago
Alternatives and similar repositories for JH7100_ddrinit
Users that are interested in JH7100_ddrinit are comparing it to the libraries listed below
Sorting:
- ☆14Updated 3 years ago
- ☆12Updated 3 years ago
- Bootloader recovery and updater tool for StarFive JH71x0 SoCs.☆15Updated 3 years ago
- ☆19Updated 3 months ago
- ☆34Updated 3 years ago
- Documentation and status of UEFI on RISC-V☆64Updated 4 years ago
- ☆29Updated 3 years ago
- SiFive OpenEmbedded / Yocto BSP Layer☆54Updated this week
- ☆63Updated 2 years ago
- Table of ARM SoC and their features☆61Updated last month
- ☆50Updated 2 months ago
- The Boot and Runtime Services (BRS) specification provides the software requirements for system vendors and Operating System Vendors (OSV…☆58Updated 2 weeks ago
- ☆62Updated 4 years ago
- [No longer active] A fork of OpenSBI, with software-emulated hypervisor extension support☆42Updated 5 months ago
- 'vhost-user' device backends workspace☆106Updated this week
- ☆161Updated 2 months ago
- Peripheral access API for Allwinner SoCs generated from unofficial SVD file☆25Updated 3 weeks ago
- Implementation of the `embedded-hal` traits for E310x microcontrollers☆17Updated last year
- Port of EDK2 implementation of UEFI to RISC-V. See documentation at:☆26Updated 4 years ago
- ☆27Updated 3 months ago
- Reverse engineering of BL602 blobs☆101Updated 2 years ago
- RISC-V Specific Device Tree Documentation☆42Updated last year
- Risc-V journey thru containers and new projects☆284Updated last year
- Xen hypercall and interfaces in Rust☆16Updated last year
- Rust library for parsing a number of firmware images☆14Updated 2 years ago
- Embedded Base Boot Requirements Specification☆123Updated last week
- ☆77Updated 2 years ago
- RISC-V Configuration Structure☆41Updated last year
- Dual-core RISC-V SoC with JTAG, atomics, SDRAM☆25Updated 4 years ago
- ☆13Updated last year