Alternatives and similar repositories for sm

Users that are interested in sm are comparing it to the libraries listed below

• riscv / riscv-smmtt
  This specification will define the RISC-V privilege ISA extensions required to support Supervisor Domain isolation for multi-tenant secur…
  ☆52Updated last week
• riscv-non-isa / riscv-ap-tee
  This repo holds the work area and revisions of the non-ISA specification created by the RISC-V AP-TEE TG. This specification defines the …
  ☆56Updated 3 weeks ago
• rvkrypto / rvkrypto-fips
  [HISTORICAL] FIPS and higher-level algorithm tests for RISC-V Crypto Extension
  ☆27Updated 10 months ago
• riscv / riscv-spmp
  The repo contains the SPMP architectural specification, which includes capabilities like access control of read/write/execute requests by…
  ☆16Updated 2 weeks ago
• riscv-admin / trusted-computing
  ☆22Updated last year
• riscv-admin / iopmp
  Group administration repository for Tech: IOPMP Task Group
  ☆13Updated 5 months ago
• josecm / riscv-hyp-tests
  A bare-metal application to test specific features of the risc-v hypervisor extension
  ☆40Updated last year
• riscvarchive / riscv-tee
  ☆38Updated 2 years ago
• ilebedev / sanctum
  The MIT Sanctum processor top-level project
  ☆28Updated 5 years ago
• new-tee-os / new-tee-os
  A brand new OS that runs in various kinds of TEEs and supports Linux ABI
  ☆15Updated 3 years ago
• hex-five / multizone-sdk
  MultiZone® Security TEE is the quick and safe way to add security and separation to any RISC-V processors. The RISC-V standard ISA doesn'…
  ☆85Updated last year
• rustsbi / rustsbi-hifive-unmatched
  RustSBI support on SiFive FU740 board; FU740 is a five-core heterogeneous processor with four SiFive U74 cores, and one SiFive S7 core
  ☆17Updated last year
• riscv-admin / security
  RISC-V Security HC admin repo
  ☆18Updated 4 months ago
• jwnhy / coffer
  Coffer is a RISC-V trusted execution environment developed in Rust.
  ☆20Updated 3 years ago
• riscv / riscv-control-transfer-records
  This repo contains a RISC-V ISA extension (proposal) to allow recording of control transfer history to on-chip registers, to support usag…
  ☆21Updated 3 months ago
• stemnic / rustyvisor
  Hypervisor written in Rust for the RISC-V 1.0 hypervisor extension
  ☆16Updated 7 months ago
• keystone-enclave / keystone-demo
  Demo host and enclave applications exercising most functionality.
  ☆31Updated last year
• Penglai-Enclave / Penglai-Enclave-TVM
  The main repo of Penglai Enclave based on RISC-V Trapped Virtual Memory (TVM).
  ☆39Updated 2 years ago
• Penglai-Enclave / Penglai-Enclave
  This is the main repo for Penglai.
  ☆69Updated last year
• riscv / riscv-cfi
  This specification is integrated into the Priv. and Unpriv. specifications. This repo is no longer maintained. Please refer to the Priv. …
  ☆87Updated 3 weeks ago
• comparch-security / chipyard-random-llc
  A Rocket-Chip with a Dynamically Randomized LLC
  ☆13Updated 8 months ago
• kvm-riscv / howto
  KVM RISC-V HowTOs
  ☆47Updated 2 years ago
• equation314 / nimbos
  An experimental RTOS written in Rust.
  ☆36Updated 2 years ago
• sam1013 / timberv-riscv-tools
  RISC-V Tools (GNU Toolchain, ISA Simulator, Tests)
  ☆21Updated 6 years ago
• ARM-software / cca-rmm-acs
  Tests for verifying compliance of RMM implementations
  ☆18Updated 3 months ago
• rivosinc / salus
  Risc-V hypervisor for TEE development
  ☆116Updated 3 weeks ago
• tzvisor / ltzvisor
  LTZVisor: a Lightweight TrustZone-assisted Hypervisor
  ☆80Updated 7 years ago
• NetTLP / libtlp
  A library for PCIe Transaction Layer
  ☆58Updated 3 years ago
• riscv-non-isa / riscv-uefi
  ☆29Updated 3 years ago
• comparch-security / cache-model
  A behavioural cache model for analysing the cache behaviour under side-channel attack.
  ☆25Updated 8 months ago