Alternatives and similar repositories for sm:

Users that are interested in sm are comparing it to the libraries listed below

• riscv-non-isa / riscv-ap-tee
  This repo holds the work area and revisions of the non-ISA specification created by the RISC-V AP-TEE TG. This specification defines the …
  ☆52Updated 2 weeks ago
• riscv / riscv-spmp
  The repo contains the SPMP architectural specification, which includes capabilities like access control of read/write/execute requests by…
  ☆12Updated 4 months ago
• riscv-admin / trusted-computing
  ☆22Updated last year
• riscvarchive / riscv-tee
  ☆38Updated 2 years ago
• riscv / riscv-smmtt
  This specification will define the RISC-V privilege ISA extensions required to support Supervisor Domain isolation for multi-tenant secur…
  ☆42Updated last month
• rvkrypto / rvkrypto-fips
  [HISTORICAL] FIPS and higher-level algorithm tests for RISC-V Crypto Extension
  ☆26Updated 5 months ago
• riscv-admin / iopmp
  Group administration repository for Tech: IOPMP Task Group
  ☆13Updated 3 weeks ago
• new-tee-os / new-tee-os
  A brand new OS that runs in various kinds of TEEs and supports Linux ABI
  ☆15Updated 3 years ago
• Penglai-Enclave / Penglai-Enclave
  This is the main repo for Penglai.
  ☆67Updated last year
• Penglai-Enclave / Penglai-Enclave-TVM
  The main repo of Penglai Enclave based on RISC-V Trapped Virtual Memory (TVM).
  ☆37Updated last year
• rivosinc / salus
  Risc-V hypervisor for TEE development
  ☆104Updated last year
• josecm / riscv-hyp-tests
  A bare-metal application to test specific features of the risc-v hypervisor extension
  ☆36Updated last year
• jwnhy / coffer
  Coffer is a RISC-V trusted execution environment developed in Rust.
  ☆20Updated 2 years ago
• TwinVisor / twinvisor-prototype
  ☆21Updated 2 years ago
• riscv-non-isa / riscv-security-model
  RISC-V Security Model
  ☆29Updated this week
• keystone-enclave / keystone-demo
  Demo host and enclave applications exercising most functionality.
  ☆30Updated last year
• NetTLP / libtlp
  A library for PCIe Transaction Layer
  ☆54Updated 2 years ago
• riscv-admin / security
  RISC-V Security HC admin repo
  ☆15Updated last week
• riscv / riscv-control-transfer-records
  This repo contains a RISC-V ISA extension (proposal) to allow recording of control transfer history to on-chip registers, to support usag…
  ☆18Updated last week
• rustsbi / rustsbi-hifive-unmatched
  RustSBI support on SiFive FU740 board; FU740 is a five-core heterogeneous processor with four SiFive U74 cores, and one SiFive S7 core
  ☆17Updated last year
• uec-hanken / tee-hardware
  TEE hardware - based on the chipyard repository - hardware to accelerate TEE
  ☆20Updated 2 years ago
• proteus-core / prospect
  ProSpeCT: Provably Secure Speculation for the Constant-Time Policy.
  ☆15Updated 2 months ago
• riscv-admin / uarch-side-channels
  ☆14Updated last month
• sam1013 / timberv-riscv-tools
  RISC-V Tools (GNU Toolchain, ISA Simulator, Tests)
  ☆21Updated 5 years ago
• hex-five / multizone-sdk
  MultiZone® Security TEE is the quick and safe way to add security and separation to any RISC-V processors. The RISC-V standard ISA doesn'…
  ☆83Updated 11 months ago
• KuangjuX / hypocaust-2
  hypocaust-2, a type-1 hypervisor with H extension run on RISC-V machine
  ☆53Updated last year
• ilebedev / sanctum
  The MIT Sanctum processor top-level project
  ☆28Updated 4 years ago
• intel / sgx-emm
  The Intel® Software Guard Extensions Enclave Memory Manager is a module designed to manage dynamic memory within an SGX runtime.
  ☆25Updated 7 months ago
• keystone-enclave / linux-keystone-driver
  Loadable Module for Keystone Enclave
  ☆19Updated 2 years ago
• lsds / CubicleOS
  Compartmentalised monolithic library OS
  ☆19Updated 3 years ago