leonardopennino / PYNQ-Z2-IMPROC
IMAGE PROCESSING ON XILINX PYNQ Z2 (CANNY, SOBEL)
☆25Updated 2 years ago
Related projects ⓘ
Alternatives and complementary repositories for PYNQ-Z2-IMPROC
- Vivado HLS code for object detection using MOG, opening and closing operations and BLOB detection☆6Updated 5 years ago
- This XUP course provides an introduction to embedded system design on Zynq using the Xilinx Vivado software suite.☆79Updated last year
- PYNQ Composabe Overlays☆67Updated 5 months ago
- Zynq-7000 DPU TRD☆43Updated 5 years ago
- hls code zynq 7020 pynq z2 CNN☆77Updated 5 years ago
- SDRAM controller with AXI4 interface☆78Updated 5 years ago
- A real time Histogram of Oriented Gradients Implementation on FPGA☆30Updated 6 years ago
- This work is based on PYNQ-Z2 development board provided by organizer, and adopts the cooperation scheme of hardware and software to buil…☆38Updated 5 years ago
- This repository contains all the necessary material to implement a YOLOv3 object detection algorithm on the PYNQ-Z2 FPGA. There is a step…☆32Updated last week
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆44Updated 4 years ago
- Pynq projects and guides☆27Updated 6 years ago
- Some attempts to build CNN on PYNQ.☆24Updated 5 years ago
- Convolutional Neural Network Using High Level Synthesis☆83Updated 4 years ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆127Updated 5 months ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆89Updated 11 months ago
- ☆51Updated 5 years ago
- SystemVerilog HDL and TB code Deep Neural Network Hardware Accelerator implementation on zybo 7010 FPGA and also C code for Vivado SDK So…☆98Updated 4 years ago
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆102Updated 6 years ago
- This is a simple project that shows how to multiply two 3x3 matrixes in Verilog.☆48Updated 7 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆160Updated 8 months ago
- Project is about designing a Trained Neural Network on FPGA to classify an Image Input using CNN.☆121Updated 3 years ago
- IP operations in verilog (simulation and implementation on ice40)☆52Updated 5 years ago
- Convolution Neural Network of vgg19 model in verilog☆43Updated 6 years ago
- This project describes how the cv2PYNQ python library was built☆20Updated 6 years ago
- 基于FPGA的图像处理模块（出自于crazybingo）（将部分IP换为纯Verilog用于跨平台移植）☆46Updated 4 years ago
- FPGA implementation of Canny edge detection by using Vivado HLS☆49Updated 5 years ago
- This is the first step to implement RNN on FPGAs. All modules are heavily commented. We will use High-Level Synthesis to turn these code …☆21Updated 5 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆45Updated 4 years ago
- This project is trying to create a base vitis platform to run with DPU☆47Updated 4 years ago
- A 2D convolution hardware implementation written in Verilog☆42Updated 3 years ago