leonardopennino / PYNQ-Z2-IMPROCLinks
IMAGE PROCESSING ON XILINX PYNQ Z2 (CANNY, SOBEL)
☆26Updated 3 years ago
Alternatives and similar repositories for PYNQ-Z2-IMPROC
Users that are interested in PYNQ-Z2-IMPROC are comparing it to the libraries listed below
Sorting:
- This XUP course provides an introduction to embedded system design on Zynq using the Xilinx Vivado software suite.☆84Updated 2 years ago
- PYNQ Composabe Overlays☆73Updated last year
- HOG-SVM algorithm implemented in a Zynq 7000 SoC (Digilent ZYBO)☆15Updated 7 years ago
- Updated version of the XUP Workshops☆18Updated 6 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆72Updated 4 years ago
- SystemVerilog HDL and TB code Deep Neural Network Hardware Accelerator implementation on zybo 7010 FPGA and also C code for Vivado SDK So…☆110Updated 5 years ago
- RISC-V Integration for PYNQ☆175Updated 6 years ago
- This repository contains a "Hello World" introduction application to the Xilinx PYNQ framework.☆104Updated 2 years ago
- This project aims to design an 32-point FFT (Fast Fourier Transform) based DIT (decimation in time) Butterfly Algorithm with multiple clo…☆54Updated last year
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆105Updated 7 years ago
- IP operations in verilog (simulation and implementation on ice40)☆55Updated 5 years ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆44Updated last year
- Integration on PL side of Zynq7000 for PYNQ framework of common industrial devices (GPIO, I2C, SPI and UART)☆38Updated 4 years ago
- Pynq projects and guides☆28Updated 6 years ago
- Xilinx AXI VIP example of use☆41Updated 4 years ago
- Premade bitstreams and block designs to complemented the PYNQ overlay tutorial☆40Updated 3 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆46Updated 5 years ago
- This course gives an introduction to digital design tool flow in Xilinx programmable devices using Vivado® Design software suite☆102Updated 5 years ago
- A real time Histogram of Oriented Gradients Implementation on FPGA☆32Updated 6 years ago
- General Purpose AXI Direct Memory Access☆53Updated last year
- Various RTL design blocks along with verification testbenches with SVAs. Designed using SystemVerilog☆25Updated 2 years ago
- ☆65Updated 6 years ago
- Zynq-7000 DPU TRD☆45Updated 5 years ago
- EE 260 Winter 2017: Advanced VLSI Design☆64Updated 8 years ago
- Generic FIFO implementation with optional FWFT☆59Updated 5 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆76Updated last year
- ☆94Updated last year
- To help machines learn what we human beings are doing via a camera is important. Once it comes true, machines can make different response…☆53Updated 7 years ago
- Convolution Neural Network of vgg19 model in verilog☆49Updated 7 years ago
- Convolutional Neural Network Using High Level Synthesis☆86Updated 4 years ago