leonardopennino / PYNQ-Z2-IMPROCLinks
IMAGE PROCESSING ON XILINX PYNQ Z2 (CANNY, SOBEL)
☆26Updated 3 years ago
Alternatives and similar repositories for PYNQ-Z2-IMPROC
Users that are interested in PYNQ-Z2-IMPROC are comparing it to the libraries listed below
Sorting:
- Convolutional Neural Network Using High Level Synthesis☆88Updated 5 years ago
- This repository contains a "Hello World" introduction application to the Xilinx PYNQ framework.☆106Updated 2 years ago
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆107Updated 7 years ago
- This is a simple project that shows how to multiply two 3x3 matrixes in Verilog.☆52Updated 8 years ago
- ☆53Updated 6 years ago
- This XUP course provides an introduction to embedded system design on Zynq using the Xilinx Vivado software suite.☆86Updated 2 years ago
- RISC-V Integration for PYNQ☆176Updated 6 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆47Updated 5 years ago
- This project is to implement YOLO v3 on Xilinx FPGA with DPU☆63Updated 5 years ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆166Updated last year
- SDRAM controller with AXI4 interface☆98Updated 6 years ago
- SystemVerilog HDL and TB code Deep Neural Network Hardware Accelerator implementation on zybo 7010 FPGA and also C code for Vivado SDK So…☆112Updated 5 years ago
- ☆68Updated 6 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆99Updated last year
- RTL Verilog library for various DSP modules☆90Updated 3 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆68Updated last year
- Convolution Neural Network of vgg19 model in verilog☆49Updated 7 years ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆47Updated last year
- This repository contains all the parameters you need to synthesize the AlexNet by using Vivado High Level Synthesis.☆21Updated 7 years ago
- PYNQ, Neural network Language model, Overlay☆110Updated 6 years ago
- DPU on PYNQ☆228Updated last month
- This project aims to design an 32-point FFT (Fast Fourier Transform) based DIT (decimation in time) Butterfly Algorithm with multiple clo…☆56Updated 2 years ago
- General Purpose AXI Direct Memory Access☆59Updated last year
- A linear array of PEs with RISC-V ISA targeting extreme high frequency on Xilinx ZYNQ Ultrascale+, specificially for applications such as…☆12Updated last year
- FPGA/AES/LeNet/VGG16☆108Updated 7 years ago
- A verilog implementation for Network-on-Chip☆77Updated 7 years ago
- Bitmap Processing Library & AXI-Stream Video Image VIP☆33Updated 3 years ago
- FFT generator using Chisel☆62Updated 4 years ago
- Implementation of CNN using Verilog☆224Updated 7 years ago
- This project is trying to create a base vitis platform to run with DPU☆48Updated 5 years ago