leonardopennino / PYNQ-Z2-IMPROC
IMAGE PROCESSING ON XILINX PYNQ Z2 (CANNY, SOBEL)
☆25Updated 3 years ago
Alternatives and similar repositories for PYNQ-Z2-IMPROC:
Users that are interested in PYNQ-Z2-IMPROC are comparing it to the libraries listed below
- Pynq projects and guides☆27Updated 6 years ago
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆104Updated 6 years ago
- This XUP course provides an introduction to embedded system design on Zynq using the Xilinx Vivado software suite.☆83Updated last year
- SystemVerilog HDL and TB code Deep Neural Network Hardware Accelerator implementation on zybo 7010 FPGA and also C code for Vivado SDK So…☆103Updated 4 years ago
- Integration on PL side of Zynq7000 for PYNQ framework of common industrial devices (GPIO, I2C, SPI and UART)☆32Updated 3 years ago
- PYNQ Composabe Overlays☆70Updated 8 months ago
- This course gives an introduction to digital design tool flow in Xilinx programmable devices using Vivado® Design software suite☆100Updated 5 years ago
- ☆52Updated 5 years ago
- This repository contains a "Hello World" introduction application to the Xilinx PYNQ framework.☆98Updated 2 years ago
- SDRAM controller with AXI4 interface☆87Updated 5 years ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆141Updated 8 months ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆44Updated 4 years ago
- Simple examples for FPGA design using Vivado HLS for high level synthesis and Vivado for bitstream generation.☆28Updated 4 years ago
- Convolutional Neural Network Using High Level Synthesis☆84Updated 4 years ago
- A 2D convolution hardware implementation written in Verilog☆44Updated 4 years ago
- hls code zynq 7020 pynq z2 CNN☆79Updated 5 years ago
- A multi-board Extended Kalman Filter (EKF)☆31Updated 6 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆90Updated last year
- A PYNQ overlay demonstrating Pythonic DSP running on Zynq UltraScale+☆39Updated 2 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆45Updated 4 years ago
- This is a simple project that shows how to multiply two 3x3 matrixes in Verilog.☆50Updated 7 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆58Updated 6 months ago
- FPGA实现动态图像识别☆16Updated 4 years ago
- Convolution Neural Network of vgg19 model in verilog☆46Updated 7 years ago
- Files used with hackster examples☆144Updated 4 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆26Updated 5 years ago
- Convolutional Neural Network RTL-level Design☆44Updated 3 years ago
- Some attempts to build CNN on PYNQ.☆24Updated 5 years ago
- FPGA accelerated TinyYOLO v2 object detection neural network☆69Updated 6 years ago
- Premade bitstreams and block designs to complemented the PYNQ overlay tutorial☆39Updated 3 years ago