Simple SAT solver with CDCL implemented in Python
☆19Jan 5, 2023Updated 3 years ago
Alternatives and similar repositories for pysat
Users that are interested in pysat are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A simple SAT solver based on the CDCL algorithm☆20Sep 10, 2019Updated 6 years ago
- SAT solver based on CDCL in Python with Conflict Driven Clause Learning, clever Heuristics - VSIDS, 2 - Literal watch advanced data struc…☆21Sep 16, 2020Updated 5 years ago
- ☆15Feb 6, 2021Updated 5 years ago
- Simple Python implementation of a Complete/Systematic SAT Solver with the DPLL algorithm☆14May 24, 2018Updated 8 years ago
- NeuroCore: Guiding CDCL with Unsat-Core Predictions☆47Feb 17, 2020Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- FPGA-based HyperLogLog Accelerator☆12Jul 13, 2020Updated 5 years ago
- Implementation of local search-based algorithms for solving SAT and Max-SAT in Python☆13Dec 6, 2020Updated 5 years ago
- A high-performance hardware accelerator for compression/decompression algorithm library of zlib based on kunpeng processor☆17May 19, 2021Updated 5 years ago
- QuteRTL: A RTL Front-End Towards Intelligent Synthesis and Verification☆16Nov 8, 2016Updated 9 years ago
- Automatic generation of architecture-level models for hardware from its RTL design.☆16Apr 12, 2023Updated 3 years ago
- Source code for GpuShareSat, a library for SAT solvers to use the GPU for clause sharing between CPU threads.☆34Jun 8, 2021Updated 4 years ago
- A continuous local search SAT solver based on Fourier expansion for hybrid Boolean constraints.☆12Sep 18, 2024Updated last year
- ☆10Apr 13, 2024Updated 2 years ago
- Rule-Based Modeling and Simulation Gui☆12Jun 12, 2020Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Exact Content-based Image Retrieval System☆13Jul 11, 2022Updated 3 years ago
- ILP SAT Detailed Router☆13Apr 14, 2020Updated 6 years ago
- Creating Logic Functions [AND, OR, NOT, XNOR, XOR, NAND, etc] using Neural Network☆18Oct 28, 2019Updated 6 years ago
- ☆19Nov 11, 2019Updated 6 years ago
- Parallel SAT solver that won the SAT Competition 2022 by a large margin (24% faster than the 2nd ranked solver)☆25Dec 6, 2022Updated 3 years ago
- This repository is outdated and the related functionality has been migrated to https://github.com/easysoc/easysoc-firrtl☆11Nov 3, 2021Updated 4 years ago
- Official code for "Divide and Translate: Compositional First-Order Logic Translation and Verification for Complex Logical Reasoning", ICL…☆32May 12, 2025Updated last year
- ☆18Nov 19, 2023Updated 2 years ago
- Fast QP Solver in JAX☆29Aug 29, 2024Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Dynamic Hashed Blocks (DHB) data structure for dynamic graphs☆12Sep 8, 2025Updated 8 months ago
- Extending the Neural Graph Algorithm Executor☆13Dec 8, 2022Updated 3 years ago
- Power Law Random k-SAT Generator☆16Nov 21, 2021Updated 4 years ago
- General Python implementation of Monte Carlo Tree Search for the use with Open AI Gym environments.☆42Oct 8, 2020Updated 5 years ago
- The code of AAAI 2020 paper "Transparent Classification with Multilayer Logical Perceptrons and Random Binarization".☆23Mar 10, 2024Updated 2 years ago
- GPU for OENG1167 in Verilog HDL for DE10 series boards☆15Nov 1, 2020Updated 5 years ago
- Integer Multiplier Generator for Verilog☆25Jul 4, 2025Updated 10 months ago
- A simple processor implemented in SystemC☆27Dec 10, 2016Updated 9 years ago
- Digital Logic Simulator☆35May 23, 2021Updated 5 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- ☆25Mar 19, 2021Updated 5 years ago
- This is the first step to implement RNN on FPGAs. All modules are heavily commented. We will use High-Level Synthesis to turn these code …☆25Jun 28, 2019Updated 6 years ago
- Documentation and scripts related to the .nnet file format. This file format specifies a simple text file to define feed-forward, fully-c…☆41Mar 24, 2025Updated last year
- Parallel Prefix Sum (Scan) with CUDA.☆15Jul 17, 2020Updated 5 years ago
- ☆35Mar 1, 2019Updated 7 years ago
- Using GNN and DQN to find a baetter branching heuristic for a CDCL Solver☆54Oct 20, 2020Updated 5 years ago
- Verilog AST☆21Dec 2, 2023Updated 2 years ago