Simple SAT solver with CDCL implemented in Python
☆19Jan 5, 2023Updated 3 years ago
Alternatives and similar repositories for pysat
Users that are interested in pysat are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A simple SAT solver based on the CDCL algorithm☆20Sep 10, 2019Updated 6 years ago
- SAT solver based on CDCL in Python with Conflict Driven Clause Learning, clever Heuristics - VSIDS, 2 - Literal watch advanced data struc…☆21Sep 16, 2020Updated 5 years ago
- ☆15Feb 6, 2021Updated 5 years ago
- Simple Python implementation of a Complete/Systematic SAT Solver with the DPLL algorithm☆14May 24, 2018Updated 8 years ago
- NeuroCore: Guiding CDCL with Unsat-Core Predictions☆47Feb 17, 2020Updated 6 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Implementation of local search-based algorithms for solving SAT and Max-SAT in Python☆13Dec 6, 2020Updated 5 years ago
- A high-performance hardware accelerator for compression/decompression algorithm library of zlib based on kunpeng processor☆17May 19, 2021Updated 5 years ago
- A tutorial for setting up Symbolic Quick Error Detection (SQED) using the model checker, CoSA, on the Ride Core☆11May 24, 2019Updated 7 years ago
- QuteRTL: A RTL Front-End Towards Intelligent Synthesis and Verification☆18Nov 8, 2016Updated 9 years ago
- Automatic generation of architecture-level models for hardware from its RTL design.☆16Apr 12, 2023Updated 3 years ago
- ☆20Dec 3, 2019Updated 6 years ago
- Source code for GpuShareSat, a library for SAT solvers to use the GPU for clause sharing between CPU threads.☆34Jun 8, 2021Updated 5 years ago
- A continuous local search SAT solver based on Fourier expansion for hybrid Boolean constraints.☆12Sep 18, 2024Updated last year
- ☆10Apr 13, 2024Updated 2 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- A crypto accelerator written for HLS to an FPGA that actually makes it slower than running it on your computer☆19Dec 11, 2018Updated 7 years ago
- A python toolkit to detect, segment, and count coughs☆16Jul 1, 2026Updated last week
- Cough audio classification using a simple network implemented in Pytorch☆16Apr 5, 2021Updated 5 years ago
- Exact Content-based Image Retrieval System☆13Jul 11, 2022Updated 3 years ago
- 2020级课程设计DPLL算法解决SAT问题☆11Nov 3, 2021Updated 4 years ago
- ILP SAT Detailed Router☆13Apr 14, 2020Updated 6 years ago
- A DAG processor and compiler for a tree-based spatial datapath.☆16Aug 24, 2022Updated 3 years ago
- Creating Logic Functions [AND, OR, NOT, XNOR, XOR, NAND, etc] using Neural Network☆18Oct 28, 2019Updated 6 years ago
- ☆19Nov 11, 2019Updated 6 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Parallel SAT solver that won the SAT Competition 2022 by a large margin (24% faster than the 2nd ranked solver)☆25Dec 6, 2022Updated 3 years ago
- Official code for "Divide and Translate: Compositional First-Order Logic Translation and Verification for Complex Logical Reasoning", ICL…☆33May 12, 2025Updated last year
- Procyon is the brightest star in the constellation of Canis Minor. But it's also the name of my RISC-V out-of-order processor.☆12Apr 6, 2023Updated 3 years ago
- Fast QP Solver in JAX☆29Aug 29, 2024Updated last year
- ☆10Mar 24, 2023Updated 3 years ago
- Extending the Neural Graph Algorithm Executor☆13Dec 8, 2022Updated 3 years ago
- Power Law Random k-SAT Generator☆16Nov 21, 2021Updated 4 years ago
- ☆40Nov 3, 2020Updated 5 years ago
- GPU for OENG1167 in Verilog HDL for DE10 series boards☆15Nov 1, 2020Updated 5 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- 🕒 Static Timing Analysis diagram renderer☆13Dec 13, 2023Updated 2 years ago
- Program Design affiliated to General Course Design of CSE College, HUST, for students enrolled in 2018.☆14Apr 9, 2021Updated 5 years ago
- This script generates and analyzes prefix tree adders.☆38Apr 9, 2021Updated 5 years ago
- ☆16Apr 30, 2021Updated 5 years ago
- Integer Multiplier Generator for Verilog☆25Jul 4, 2025Updated last year
- A simple processor implemented in SystemC☆27Dec 10, 2016Updated 9 years ago
- Digital Logic Simulator☆35May 23, 2021Updated 5 years ago