Alternatives and similar repositories for LaunchLab-Freshers-Training

Users that are interested in LaunchLab-Freshers-Training are comparing it to the libraries listed below

• EDDRSoftware / oaFileParser
  This library is a low level parser for the OpenAccess file format.
  ☆15Updated 8 years ago
• eugmes / python-gdsii
  GDSII manipulation libaray
  ☆16Updated last year
• s-holst / kyupy
  A Python package for high-performance processing and analysis of non-hierarchical VLSI designs
  ☆12Updated 3 weeks ago
• Atlantix-EDA / atlantix-eda
  Programmatically generated PCB libraries facilitating robust electronic product design.
  ☆14Updated last week
• lasalvavida / Zybo-Open-Source-Video-IP-Toolbox
  A few tools for doing video processing on the Zybo FPGA board using VHDL
  ☆11Updated 8 years ago
• manasdas17 / netlist_parser.py
  A Python based netlist parser, including Verilog and SPICE
  ☆10Updated 9 years ago
• klayoutmatthias / tf_import
  Reads a Cadence techfile into KLayout and produces layer properties from it
  ☆23Updated last year
• AmiArnab / Synopsys
  Basic scripts for Synopsys Design Compiler and Synopsys IC Compiler
  ☆10Updated 7 years ago
• The-OpenROAD-Project / asap7_pdk_r1p7
  ☆19Updated 11 months ago
• Rishabh-zhcet / Analog-to-Digital-Converter
  This repository presents the mixed signal design of a Counter Type/ Ramp Type ADC. The Digital part of the circuit i.e 4- bit counter is …
  ☆9Updated 3 years ago
• zglue / ZEF
  zGlue Chiplet Info Exchange Format (ZEF)
  ☆10Updated 3 years ago
• yathAg / openroad_vsd_7nmContest
  ☆15Updated 2 years ago
• mbalestrini / GDS2glTF
  ☆14Updated 11 months ago
• ashleyjr / Verilog
  ☆10Updated 6 years ago
• judefdiv / gdscpp
  C++ library to create and read GDSII file
  ☆22Updated 11 months ago
• mikaeloduh / gds2ascii-tool-project
  GDS to ASCII Converter
  ☆21Updated 2 weeks ago
• pongsagon / tt07-tiniest-gpu
  A tiniest GPU that can render only two texture mapped triangles
  ☆14Updated 3 months ago
• TinyTapeout / ttihp-verilog-template
  Submission template for Tiny Tapeout IHP shuttles - Verilog HDL Projects
  ☆14Updated 2 months ago
• idea-fasoc / openfasoc-tapeouts
  Tapeouts done using OpenFASOC
  ☆11Updated last year
• zhouzaixin / arm_soc
  ☆14Updated 6 years ago
• circuitvalley / ultrazed_base_boards
  This repository contains Design files for Various Base board Designed for Avnet Zynq Ultrascale+ FPGA SOC
  ☆18Updated 3 weeks ago
• lukasc-ubc / SiP-variability
  Silicon Photonics measurement data on manufacturing variability
  ☆15Updated 4 years ago
• chipsalliance / f4pga-v2x
  Tool for converting specialized annotated Verilog models into XML needed for Verilog to Routing flow.
  ☆10Updated 11 months ago
• RPG-7 / HGA101_GPU
  ☆16Updated 4 years ago
• westonb / open-pmic
  A current mode buck converter on the SKY130 PDK
  ☆27Updated 4 years ago
• The-OpenROAD-Project / OpenRCX
  ☆22Updated 4 years ago
• mgraczyk / coursera-vlsicad
  Programming assignments for Coursera's U of I VLSI CAD: Logic to Layout
  ☆12Updated 11 years ago
• adamjvr / ZyncMV
  ZyncMV is an open source machine/computer vision platform using the Xilinx Zync FPGA+ ARM Cortex A9 SoC
  ☆19Updated 8 years ago
• The-OpenROAD-Project / TritonMacroPlace
  Macro placement tool for OpenROAD flow
  ☆23Updated 4 years ago
• FPGA-Research / eFPGA---RTL-to-GDS-with-SKY130
  This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk
  ☆30Updated 4 years ago