silicon-vlsi / LaunchLab-Freshers-TrainingLinks
This repository contains all the materials related to the basic MOSFET theory, CMOS technology, circuit and layout design, and basic PDK design.
☆10Updated last year
Alternatives and similar repositories for LaunchLab-Freshers-Training
Users that are interested in LaunchLab-Freshers-Training are comparing it to the libraries listed below
Sorting:
- Tapeouts done using OpenFASOC☆11Updated last year
- ☆14Updated 11 months ago
- A Python package for high-performance processing and analysis of non-hierarchical VLSI designs☆12Updated last year
- This library is a low level parser for the OpenAccess file format.☆15Updated 7 years ago
- A current mode buck converter on the SKY130 PDK☆27Updated 4 years ago
- Programmatically generated PCB libraries facilitating robust electronic product design.☆12Updated 5 months ago
- ☆22Updated 4 years ago
- End-to-End Open-Source I2C GPIO Expander☆32Updated 3 months ago
- GDSII manipulation libaray☆16Updated last year
- ASM-HEMT is industry standard compact model for GaN RF and power devices. This repository is the source of the open source version of the…☆12Updated 4 years ago
- ☆15Updated 2 years ago
- tools used by project repos to test configuration, generate OpenLane run summaries and documentation☆22Updated this week
- Analog and RF blocks on Skywaters 130nm☆11Updated 2 years ago
- BAG (BAG AMS Generator) Primitives Library for SKY130☆18Updated 2 years ago
- A Python based netlist parser, including Verilog and SPICE☆10Updated 9 years ago
- ☆17Updated 11 months ago
- Design of Analog Blocks in Skywaters 130nm meeting corners: different flavors of OTA, BandGap, LDO.☆27Updated 2 years ago
- A repository for Known Good Designs (KGDs). Does not contain any design files with NDA-sensitive information.☆36Updated 4 years ago
- Programming assignments for Coursera's U of I VLSI CAD: Logic to Layout☆12Updated 11 years ago
- ☆18Updated last year
- Public repository for Task 6 of OpenROAD project. ML-based PDN synthesis and optimization.☆33Updated last year
- An experimental package manager and development tool for Hardware Description Languages (HDL).☆14Updated 3 years ago
- Interchange formats for chip design.☆31Updated last month
- Parametric layout generator for digital, analog and mixed-signal integrated circuits☆55Updated this week
- Demo: how to create a custom EBRICK☆21Updated 7 months ago
- Reads a Cadence techfile into KLayout and produces layer properties from it☆23Updated last year
- This repository presents the mixed signal design of a Counter Type/ Ramp Type ADC. The Digital part of the circuit i.e 4- bit counter is …☆9Updated 3 years ago
- ☆15Updated 3 months ago
- Open source designs developed with IHP 130nm BiCMOS Open Source PDK. Documentation at https://ihp-open-ip.readthedocs.io/en/latest/☆51Updated 2 months ago
- Combination of Analog Circuit Sizing and DL.☆18Updated 2 years ago