gtjennings1 / HyperBUS
A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs
☆60Updated 6 years ago
Alternatives and similar repositories for HyperBUS:
Users that are interested in HyperBUS are comparing it to the libraries listed below
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆84Updated 6 years ago
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Updated 6 years ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆40Updated 4 years ago
- Tiny tips for Colorlight i5 FPGA board☆56Updated 3 years ago
- Wishbone interconnect utilities☆38Updated 8 months ago
- ☆44Updated 2 years ago
- Nitro USB FPGA core☆84Updated 10 months ago
- FPGA USB 1.1 Low-Speed Implementation☆33Updated 6 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆20Updated last year
- IceCore Ice40 HX based modular core☆46Updated 4 years ago
- Example designs for the Spartan7 "S7 Mini" FPGA board☆28Updated 5 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆86Updated 4 years ago
- USB DFU bootloader gateware / firmware for FPGAs☆61Updated 3 months ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆79Updated 4 years ago
- ECP5 FPGA in an "S7 Mini" form factor☆79Updated 3 years ago
- Reusable Verilog 2005 components for FPGA designs☆39Updated last year
- USB Full Speed PHY☆39Updated 4 years ago
- Featherweight RISC-V implementation☆52Updated 3 years ago
- Portable HyperRAM controller☆51Updated last month
- A configurable USB 2.0 device core☆30Updated 4 years ago
- Documenting the Anlogic FPGA bit-stream format.☆86Updated 2 years ago
- Using the TinyFPGA BX USB code in user designs☆49Updated 5 years ago
- SoftCPU/SoC engine-V☆54Updated last year
- Miscellaneous ULX3S examples (advanced)☆75Updated last week
- Use ECP5 JTAG port to interact with user design☆26Updated 3 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆72Updated 9 months ago
- Gateware / Firmware / BuildRoot to run linux on iCE40 / iCEBreaker☆95Updated last year
- mystorm sram test☆27Updated 7 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆37Updated 8 months ago
- Digital FM Radio Receiver for FPGA☆60Updated 9 years ago