gtjennings1 / HyperBUSLinks
A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs
☆63Updated 6 years ago
Alternatives and similar repositories for HyperBUS
Users that are interested in HyperBUS are comparing it to the libraries listed below
Sorting:
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆91Updated 7 years ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆44Updated 4 years ago
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Updated 7 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆96Updated 5 years ago
- Example designs for the Spartan7 "S7 Mini" FPGA board☆29Updated 6 years ago
- Nitro USB FPGA core☆85Updated last year
- Wishbone interconnect utilities☆43Updated 9 months ago
- Miscellaneous ULX3S examples (advanced)☆81Updated 4 months ago
- Tiny tips for Colorlight i5 FPGA board☆58Updated 4 years ago
- Portable HyperRAM controller☆60Updated 11 months ago
- Example Verilog code for Ulx3s☆42Updated 3 years ago
- Gateware / Firmware / BuildRoot to run linux on iCE40 / iCEBreaker☆101Updated 2 years ago
- IceCore Ice40 HX based modular core☆45Updated 4 years ago
- ECP5 FPGA in an "S7 Mini" form factor☆88Updated 4 years ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆81Updated 5 years ago
- Using the TinyFPGA BX USB code in user designs☆51Updated 6 years ago
- USB DFU bootloader gateware / firmware for FPGAs☆69Updated last year
- ULPI Link Wrapper (USB Phy Interface)☆32Updated 5 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated last year
- Documenting the Anlogic FPGA bit-stream format.☆88Updated 2 years ago
- Reusable Verilog 2005 components for FPGA designs☆48Updated 8 months ago
- ☆45Updated 2 years ago
- This repo is for Efinix Xyloni development board users. It has projects and software to get you started working with the board.☆45Updated 2 years ago
- Use ECP5 JTAG port to interact with user design☆31Updated 4 years ago
- A configurable USB 2.0 device core☆32Updated 5 years ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆61Updated 2 years ago
- This repository contains small example designs that can be used with the open source icestorm flow.☆150Updated 4 years ago
- Digital FM Radio Receiver for FPGA☆63Updated 9 years ago
- Collection of projects for various FPGA development boards☆47Updated last year
- USB serial device (CDC-ACM)☆41Updated 5 years ago