gtjennings1 / HyperBUSView external linksLinks
A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs
☆63Jan 8, 2019Updated 7 years ago
Alternatives and similar repositories for HyperBUS
Users that are interested in HyperBUS are comparing it to the libraries listed below
Sorting:
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆92Aug 10, 2018Updated 7 years ago
- Standard HyperRAM core for ECP5 written in Litex/Migen☆14Dec 6, 2019Updated 6 years ago
- Software, Firmware and documentation for the myStorm BlackIce-II board☆72Dec 29, 2020Updated 5 years ago
- Various iCE40 cores / projects to play around with (mostly targeted at the icebreaker)☆259Aug 21, 2023Updated 2 years ago
- 32-bit RISC-V system on chip for iCE40 FPGAs☆313May 25, 2023Updated 2 years ago
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Jul 25, 2018Updated 7 years ago
- Upduino v2 with the ice40 up5k FPGA demos☆82Aug 14, 2023Updated 2 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆82Oct 6, 2022Updated 3 years ago
- ice40 UltraPlus demos☆23Oct 12, 2020Updated 5 years ago
- simple wishbone client to read buttons and write leds☆19Nov 30, 2023Updated 2 years ago
- Portable HyperRAM controller☆65Dec 8, 2024Updated last year
- Ice40 open source HDMI examples on BlackIce II☆11May 12, 2022Updated 3 years ago
- ☆27Nov 15, 2019Updated 6 years ago
- ☆34Dec 22, 2025Updated last month
- Simple but Small Frame Grabber☆38Nov 22, 2021Updated 4 years ago
- UPduino☆28Mar 30, 2020Updated 5 years ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆66Jul 25, 2023Updated 2 years ago
- "Designing Video Game Hardware in Verilog" in iCE40HX8K Breakout Board.☆17Dec 31, 2019Updated 6 years ago
- Gateware / Firmware / BuildRoot to run linux on iCE40 / iCEBreaker☆103Feb 17, 2023Updated 2 years ago
- Low-area DVI experiment for iCE40 UP5k and HX1k FPGAs☆33Jul 15, 2021Updated 4 years ago
- USB3 super speed development board useful as FPGA expansion based on WCH-Tech CH569☆27Dec 20, 2022Updated 3 years ago
- simple hyperram controller☆12Feb 10, 2019Updated 7 years ago
- A cross platform, formally verified, open source, hyperRAM controller with simulator☆14Feb 22, 2019Updated 6 years ago
- Picorv32 SoC that uses only BRAM, not flash memory☆13Nov 27, 2018Updated 7 years ago
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- A picorv32 RISC-V processor with some very simple memory and peripherals. For Terasic DE-0 Nano☆13Apr 15, 2019Updated 6 years ago
- QQSPI Pmod-compatible 32MB PSRAM module☆16Sep 14, 2023Updated 2 years ago
- IBM MCGA reverse engineered chips☆20Jun 1, 2025Updated 8 months ago
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆37Jul 10, 2019Updated 6 years ago
- A Verilog implementation of DisplayPort protocol for FPGAs☆266Mar 15, 2019Updated 6 years ago
- Patched sources/configs for RISC-V Linux with musl-based toolchain targeting 8 MB RAM☆24Oct 13, 2022Updated 3 years ago
- shdl6800: A 6800 processor written in SpinalHDL☆25Jan 12, 2020Updated 6 years ago
- ☆24Apr 18, 2021Updated 4 years ago
- Constraints file and Verilog demo code for the Pano Logic Zero Client G2☆17Dec 4, 2018Updated 7 years ago
- Designs for the Olimex iCE40HX1K-EVB board☆14Aug 14, 2017Updated 8 years ago
- New clean hdmi implementation for ulx3s, icestick, icoboard, arty7, colorlight i5 and blackicemx! With tmds encoding hacked down from dvi…☆107Aug 28, 2025Updated 5 months ago
- This repo is for Efinix Xyloni development board users. It has projects and software to get you started working with the board.☆45Jan 16, 2023Updated 3 years ago
- ECP5 FPGA in an "S7 Mini" form factor☆89Aug 13, 2021Updated 4 years ago
- Portable games console, designed from scratch: CPU, graphics, PCB, and the kitchen sink☆292Dec 14, 2025Updated 2 months ago