TinyTapeout / tt-gds-actionLinks
Tiny Tapeout GDS Action (using OpenLane)
☆15Updated 2 months ago
Alternatives and similar repositories for tt-gds-action
Users that are interested in tt-gds-action are comparing it to the libraries listed below
Sorting:
- Small SERV-based SoC primarily for OpenMPW tapeout☆47Updated last month
- Generic Register Interface (contains various adapters)☆135Updated 2 months ago
- A pipelined RISC-V processor☆63Updated 2 years ago
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆53Updated last year
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆101Updated last month
- ☆60Updated 4 years ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆110Updated last week
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆127Updated 6 months ago
- RISC-V Nox core☆71Updated 6 months ago
- M-extension for RISC-V cores.☆32Updated last year
- Plugins for Yosys developed as part of the F4PGA project.☆83Updated last year
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆81Updated 3 weeks ago
- For contributions of Chisel IP to the chisel community.☆70Updated last year
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆120Updated 2 years ago
- Demo SoC for SiliconCompiler.☆62Updated this week
- Linux Capable 32-bit RISC-V based SoC in System Verilog☆60Updated 2 months ago
- Mathematical Functions in Verilog☆96Updated 4 years ago
- Instruction set simulator for RISC-V, MIPS and ARM-v6m☆108Updated 4 years ago
- ☆38Updated last year
- Tiny Tapeout project build tools + chip integration scripts☆30Updated last month
- Bitstream relocation and manipulation tool.☆50Updated 3 years ago
- Dual-issue RV64IM processor for fun & learning☆64Updated 2 years ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆79Updated 2 months ago
- Another tiny RISC-V implementation☆64Updated 4 years ago
- Verilog HDL implementation of SDRAM controller and SDRAM model☆39Updated last year
- pulp_soc is the core building component of PULP based SoCs☆82Updated 10 months ago
- The specification for the FIRRTL language☆62Updated 3 weeks ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 7 months ago
- ✔️ Port of RISCOF to check NEORV32 for RISC-V ISA compatibility.☆38Updated last week
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension