FuyuWang / SoterLinks
☆12Updated last year
Alternatives and similar repositories for Soter
Users that are interested in Soter are comparing it to the libraries listed below
Sorting:
- Automatic Mapping Generation, Verification, and Exploration for ISA-based Spatial Accelerators☆120Updated 3 years ago
- ☆217Updated 2 months ago
- ☆12Updated last year
- The framework for the paper "Inter-layer Scheduling Space Definition and Exploration for Tiled Accelerators" in ISCA 2023.☆82Updated 10 months ago
- OSDI 2023 Welder, deeplearning compiler☆31Updated 2 years ago
- An analytical framework that models hardware dataflow of tensor applications on spatial architectures using the relation-centric notation…☆87Updated last year
- Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators☆107Updated 8 months ago
- ☆121Updated last year
- HyFiSS: A Hybrid Fidelity Stall-Aware Simulator for GPGPUs☆39Updated last year
- TileFlow is a performance analysis tool based on Timeloop for fusion dataflows☆66Updated last year
- NeuPIMs: NPU-PIM Heterogeneous Acceleration for Batched LLM Inferencing☆108Updated last year
- A Row Decomposition-based Approach for Sparse Matrix Multiplication on GPUs☆28Updated 2 years ago
- An Optimizing Framework on MLIR for Efficient FPGA-based Accelerator Generation☆54Updated last year
- ☆18Updated last year
- ☆113Updated 2 years ago
- ☆143Updated 3 weeks ago
- ☆48Updated 4 years ago
- ☆46Updated last year
- ☆34Updated 4 years ago
- ☆43Updated last year
- [ASPLOS 2024] CIM-MLC: A Multi-level Compilation Stack for Computing-In-Memory Accelerators☆46Updated last year
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆85Updated 2 years ago
- Research about dataflow architecture☆12Updated 2 years ago
- H2-LLM: Hardware-Dataflow Co-Exploration for Heterogeneous Hybrid-Bonding-based Low-Batch LLM Inference☆85Updated 8 months ago
- MICRO22 artifact evaluation for Sparseloop☆46Updated 3 years ago
- EDA toolchain for processing-in-memory architectures, including an architecture synthesizer, a compiler, and a simulator☆15Updated 7 months ago
- ☆14Updated last year
- A co-design architecture on sparse attention☆55Updated 4 years ago
- Performance Prediction Toolkit for GPUs☆39Updated 3 years ago
- ☆29Updated 2 months ago