FuyuWang / SoterLinks
☆12Updated 10 months ago
Alternatives and similar repositories for Soter
Users that are interested in Soter are comparing it to the libraries listed below
Sorting:
- Automatic Mapping Generation, Verification, and Exploration for ISA-based Spatial Accelerators☆116Updated 3 years ago
- ☆12Updated last year
- OSDI 2023 Welder, deeplearning compiler☆27Updated last year
- ☆202Updated 3 weeks ago
- A Row Decomposition-based Approach for Sparse Matrix Multiplication on GPUs☆26Updated last year
- TileFlow is a performance analysis tool based on Timeloop for fusion dataflows☆62Updated last year
- HyFiSS: A Hybrid Fidelity Stall-Aware Simulator for GPGPUs☆37Updated 11 months ago
- ☆18Updated last year
- The framework for the paper "Inter-layer Scheduling Space Definition and Exploration for Tiled Accelerators" in ISCA 2023.☆80Updated 8 months ago
- Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators☆101Updated 6 months ago
- An analytical framework that models hardware dataflow of tensor applications on spatial architectures using the relation-centric notation…☆87Updated last year
- ☆134Updated 3 weeks ago
- ☆38Updated last year
- NeuPIMs: NPU-PIM Heterogeneous Acceleration for Batched LLM Inferencing☆99Updated last year
- ☆111Updated last year
- ☆102Updated last year
- An Optimizing Framework on MLIR for Efficient FPGA-based Accelerator Generation☆53Updated last year
- ☆13Updated 4 years ago
- H2-LLM: Hardware-Dataflow Co-Exploration for Heterogeneous Hybrid-Bonding-based Low-Batch LLM Inference☆75Updated 6 months ago
- WaferLLM: Large Language Model Inference at Wafer Scale☆72Updated 2 weeks ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆83Updated 2 years ago
- Heron: Automatically Constrained High-Performance Library Generation for Deep Learning Accelerators☆23Updated last year
- EDA toolchain for processing-in-memory architectures, including an architecture synthesizer, a compiler, and a simulator☆15Updated 5 months ago
- ☆32Updated 3 years ago
- ☆47Updated 4 years ago
- MAGIS: Memory Optimization via Coordinated Graph Transformation and Scheduling for DNN (ASPLOS'24)☆55Updated last year
- Artifact for paper "PIM is All You Need: A CXL-Enabled GPU-Free System for LLM Inference", ASPLOS 2025☆101Updated 6 months ago
- Research about dataflow architecture☆12Updated last year
- MICRO22 artifact evaluation for Sparseloop☆44Updated 3 years ago
- ☆33Updated 4 years ago