Alternatives and similar repositories for Soter

Users that are interested in Soter are comparing it to the libraries listed below

• pku-liang / AMOS
  Automatic Mapping Generation, Verification, and Exploration for ISA-based Spatial Accelerators
  ☆119Updated 3 years ago
• PrincetonUniversity / LLMCompass
  ☆214Updated 2 months ago
• ZhW-loop / UniCoMo
  ☆12Updated last year
• pku-liang / TENET
  An analytical framework that models hardware dataflow of tensor applications on spatial architectures using the relation-centric notation…
  ☆87Updated last year
• SET-Scheduling-Project / SET-ISCA2023
  The framework for the paper "Inter-layer Scheduling Space Definition and Exploration for Tiled Accelerators" in ISCA 2023.
  ☆81Updated 9 months ago
• ConvolutedDog / HyFiSS
  HyFiSS: A Hybrid Fidelity Stall-Aware Simulator for GPGPUs
  ☆39Updated last year
• SET-Scheduling-Project / GEMINI-HPCA2024
  Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators
  ☆106Updated 7 months ago
• casys-kaist / NeuPIMs
  NeuPIMs: NPU-PIM Heterogeneous Acceleration for Batched LLM Inferencing
  ☆105Updated last year
• SJTU-ReArch-Group / Paper-Reading-List
  ☆141Updated last week
• pku-liang / TileFlow
  TileFlow is a performance analysis tool based on Timeloop for fusion dataflows
  ☆65Updated last year
• nox-410 / Welder
  OSDI 2023 Welder, deeplearning compiler
  ☆28Updated 2 years ago
• scale-snu / attacc_simulator
  ☆115Updated last year
• HPMLL / DTC-SpMM_ASPLOS24
  ☆42Updated last year
• summerspringwei / souffle-ae
  ☆18Updated last year
• sjtu-zhao-lab / pom
  An Optimizing Framework on MLIR for Efficient FPGA-based Accelerator Generation
  ☆54Updated last year
• huweim / dataflow_architecture
  Research about dataflow architecture
  ☆12Updated 2 years ago
• clevercool / ANT-Quantization
  ☆113Updated 2 years ago
• CRAFT-THU / RoDe
  A Row Decomposition-based Approach for Sparse Matrix Multiplication on GPUs
  ☆27Updated 2 years ago
• hatsu3 / Sanger
  ☆47Updated 4 years ago
• chenxm1986 / PIM-Toolchain
  EDA toolchain for processing-in-memory architectures, including an architecture synthesizer, a compiler, and a simulator
  ☆14Updated 6 months ago
• fangjh21 / PALM
  PALM: A Efficient Performance Simulator for Tiled Accelerators with Large-scale Model Training
  ☆20Updated last year
• MeshInfra / WaferLLM
  WaferLLM: Large Language Model Inference at Wafer Scale
  ☆78Updated last month
• pku-liang / Sanger
  A co-design architecture on sparse attention
  ☆54Updated 4 years ago
• Accelergy-Project / micro22-sparseloop-artifact
  MICRO22 artifact evaluation for Sparseloop
  ☆45Updated 3 years ago
• tud-ccc / Cinnamon
  ☆40Updated 2 weeks ago
• Zhaoshixin-sky / CIM-MLC
  [ASPLOS 2024] CIM-MLC: A Multi-level Compilation Stack for Computing-In-Memory Accelerators
  ☆45Updated last year
• ucb-bar / cosa
  A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)
  ☆83Updated 2 years ago
• CLab-HKUST-GZ / micro58-axcore
  ☆29Updated 2 months ago
• leesou / H2-LLM-ISCA-2025
  H2-LLM: Hardware-Dataflow Co-Exploration for Heterogeneous Hybrid-Bonding-based Low-Batch LLM Inference
  ☆78Updated 8 months ago
• upmem / upmem_llm_framework
  UPMEM LLM Framework allows profiling PyTorch layers and functions and simulate those layers/functions with a given hardware profile.
  ☆37Updated 4 months ago