FuyuWang / Soter
☆10Updated 4 months ago
Alternatives and similar repositories for Soter:
Users that are interested in Soter are comparing it to the libraries listed below
- Automatic Mapping Generation, Verification, and Exploration for ISA-based Spatial Accelerators☆108Updated 2 years ago
- The framework for the paper "Inter-layer Scheduling Space Definition and Exploration for Tiled Accelerators" in ISCA 2023.☆67Updated last month
- Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators☆80Updated last week
- ☆66Updated 10 months ago
- ☆139Updated 10 months ago
- An analytical framework that models hardware dataflow of tensor applications on spatial architectures using the relation-centric notation…☆84Updated last year
- PALM: A Efficient Performance Simulator for Tiled Accelerators with Large-scale Model Training☆16Updated 10 months ago
- ☆30Updated 10 months ago
- NeuPIMs: NPU-PIM Heterogeneous Acceleration for Batched LLM Inferencing☆80Updated 10 months ago
- TileFlow is a performance analysis tool based on Timeloop for fusion dataflows☆58Updated last year
- MICRO22 artifact evaluation for Sparseloop☆43Updated 2 years ago
- HyFiSS: A Hybrid Fidelity Stall-Aware Simulator for GPGPUs☆31Updated 5 months ago
- ☆105Updated 2 weeks ago
- ☆17Updated last year
- Workload-Aware Co-Optimization☆8Updated 2 years ago
- ☆33Updated 3 years ago
- ☆97Updated last year
- Artifact for paper "PIM is All You Need: A CXL-Enabled GPU-Free System for LLM Inference", ASPLOS 2025☆53Updated last week
- ☆11Updated 7 months ago
- OSDI 2023 Welder, deeplearning compiler☆18Updated last year
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆79Updated last year
- A Row Decomposition-based Approach for Sparse Matrix Multiplication on GPUs☆20Updated last year
- Heron: Automatically Constrained High-Performance Library Generation for Deep Learning Accelerators☆20Updated last year
- ☆17Updated last year
- agile hardware-software co-design☆46Updated 3 years ago
- ☆50Updated last month
- An Optimizing Framework on MLIR for Efficient FPGA-based Accelerator Generation☆44Updated last year
- MAGIS: Memory Optimization via Coordinated Graph Transformation and Scheduling for DNN (ASPLOS'24)☆50Updated 11 months ago
- ☆31Updated 5 months ago
- UPMEM LLM Framework allows profiling PyTorch layers and functions and simulate those layers/functions with a given hardware profile.☆27Updated last week