FuyuWang / SoterLinks
☆12Updated last year
Alternatives and similar repositories for Soter
Users that are interested in Soter are comparing it to the libraries listed below
Sorting:
- Automatic Mapping Generation, Verification, and Exploration for ISA-based Spatial Accelerators☆121Updated 3 years ago
- ☆12Updated last year
- OSDI 2023 Welder, deeplearning compiler☆32Updated 2 years ago
- ☆223Updated 3 months ago
- HyFiSS: A Hybrid Fidelity Stall-Aware Simulator for GPGPUs☆39Updated last year
- NeuPIMs: NPU-PIM Heterogeneous Acceleration for Batched LLM Inferencing☆109Updated last year
- The framework for the paper "Inter-layer Scheduling Space Definition and Exploration for Tiled Accelerators" in ISCA 2023.☆82Updated 10 months ago
- TileFlow is a performance analysis tool based on Timeloop for fusion dataflows☆66Updated last year
- ☆17Updated 2 years ago
- ☆131Updated last year
- Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators☆108Updated 9 months ago
- An analytical framework that models hardware dataflow of tensor applications on spatial architectures using the relation-centric notation…☆87Updated last year
- ☆45Updated last year
- ☆113Updated 2 years ago
- ☆143Updated last month
- Benchmark Framework for Buddy Projects☆55Updated 3 months ago
- [ASPLOS 2024] CIM-MLC: A Multi-level Compilation Stack for Computing-In-Memory Accelerators☆46Updated last year
- A Row Decomposition-based Approach for Sparse Matrix Multiplication on GPUs☆28Updated 2 years ago
- ☆48Updated last year
- WaferLLM: Large Language Model Inference at Wafer Scale☆87Updated 3 weeks ago
- Research about dataflow architecture☆12Updated 2 years ago
- An Optimizing Framework on MLIR for Efficient FPGA-based Accelerator Generation☆55Updated last year
- ☆34Updated 4 years ago
- This GitHub repo contains the artifact for CPElide, which appears at MICRO '24☆12Updated last year
- MICRO22 artifact evaluation for Sparseloop☆47Updated 3 years ago
- ☆48Updated 4 years ago
- ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference☆185Updated 3 weeks ago
- UPMEM LLM Framework allows profiling PyTorch layers and functions and simulate those layers/functions with a given hardware profile.☆37Updated 5 months ago
- H2-LLM: Hardware-Dataflow Co-Exploration for Heterogeneous Hybrid-Bonding-based Low-Batch LLM Inference☆87Updated 9 months ago
- PALM: A Efficient Performance Simulator for Tiled Accelerators with Large-scale Model Training☆20Updated last year