FuyuWang / Soter
☆10Updated 3 months ago
Alternatives and similar repositories for Soter:
Users that are interested in Soter are comparing it to the libraries listed below
- Automatic Mapping Generation, Verification, and Exploration for ISA-based Spatial Accelerators☆107Updated 2 years ago
- The framework for the paper "Inter-layer Scheduling Space Definition and Exploration for Tiled Accelerators" in ISCA 2023.☆66Updated last month
- Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators☆78Updated 2 weeks ago
- TileFlow is a performance analysis tool based on Timeloop for fusion dataflows☆57Updated last year
- NeuPIMs: NPU-PIM Heterogeneous Acceleration for Batched LLM Inferencing☆79Updated 10 months ago
- ☆137Updated 9 months ago
- ☆64Updated 9 months ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆79Updated last year
- ☆11Updated 7 months ago
- HyFiSS: A Hybrid Fidelity Stall-Aware Simulator for GPGPUs☆29Updated 4 months ago
- MICRO22 artifact evaluation for Sparseloop☆43Updated 2 years ago
- An analytical framework that models hardware dataflow of tensor applications on spatial architectures using the relation-centric notation…☆84Updated 11 months ago
- ☆33Updated 3 years ago
- ☆29Updated 9 months ago
- Performance Prediction Toolkit for GPUs☆37Updated 3 years ago
- Serpens is an HBM FPGA accelerator for SpMV☆18Updated 8 months ago
- Artifact for paper "PIM is All You Need: A CXL-Enabled GPU-Free System for LLM Inference", ASPLOS 2025☆46Updated 3 weeks ago
- ☆94Updated last year
- UPMEM LLM Framework allows profiling PyTorch layers and functions and simulate those layers/functions with a given hardware profile.☆25Updated 2 months ago
- ☆102Updated last week
- Workload-Aware Co-Optimization☆8Updated 2 years ago
- OSDI 2023 Welder, deeplearning compiler☆19Updated last year
- Artifact material for [HPCA 2025] #2108 "UniNDP: A Unified Compilation and Simulation Tool for Near DRAM Processing Architectures"☆16Updated 4 months ago
- EDA toolchain for processing-in-memory architectures, including an architecture synthesizer, a compiler, and a simulator☆12Updated 4 months ago
- ☆29Updated 4 months ago
- RTL implementation of Flex-DPE.☆99Updated 5 years ago
- ☆43Updated 3 years ago
- Open source RTL implementation of Tensor Core, Sparse Tensor Core, BitWave and SparSynergy in the article: "SparSynergy: Unlocking Flexib…☆8Updated 3 weeks ago
- ☆16Updated last year
- ☆39Updated 9 months ago