gtjennings1 / JPEG_EncoderLinks
☆17Updated 7 years ago
Alternatives and similar repositories for JPEG_Encoder
Users that are interested in JPEG_Encoder are comparing it to the libraries listed below
Sorting:
- UART -> AXI Bridge☆68Updated 4 years ago
- WISHBONE SD Card Controller IP Core☆130Updated 3 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆93Updated 3 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆80Updated 3 years ago
- Fully parametrizable combinatorial parallel LFSR/CRC module☆159Updated 10 months ago
- Small (Q)SPI flash memory programmer in Verilog☆67Updated 3 years ago
- Verilog module to transmit/receive to/from RGMII compatible ethernet PHY☆30Updated 2 years ago
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆77Updated 3 years ago
- Ethernet MAC 10/100 Mbps☆83Updated 6 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆68Updated 5 years ago
- SDRAM controller with AXI4 interface☆99Updated 6 years ago
- Minimal DVI / HDMI Framebuffer☆83Updated 5 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆53Updated 2 years ago
- Verilog SPI master and slave☆62Updated 9 years ago
- Verilog wishbone components☆123Updated last year
- USB 2.0 Device IP Core☆72Updated 8 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆83Updated last year
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆42Updated 3 months ago
- ☆76Updated 3 years ago
- JPEG Encoder Verilog☆79Updated 3 years ago
- MIPI DSI controller☆80Updated 3 years ago
- UART 16550 core☆37Updated 11 years ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆39Updated 4 years ago
- UART models for cocotb☆32Updated 3 months ago
- Verilog modules required to get the OV7670 camera working☆76Updated 7 years ago
- Interface Protocol in Verilog☆50Updated 6 years ago
- HW JPEG decoder wrapper with AXI-4 DMA☆36Updated 5 years ago
- An i2c master controller implemented in Verilog☆32Updated 8 years ago
- RTL Verilog library for various DSP modules☆93Updated 3 years ago
- A collection of phase locked loop (PLL) related projects☆115Updated last year