☆17Jul 23, 2018Updated 7 years ago
Alternatives and similar repositories for JPEG_Encoder
Users that are interested in JPEG_Encoder are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Design to connect Lattice Ultraplus FPGA to OV7670 Camera Module☆21Feb 8, 2018Updated 8 years ago
- Verilog Code for a JPEG Decoder☆34Mar 7, 2018Updated 8 years ago
- JPEG Encoder Verilog☆82Oct 31, 2022Updated 3 years ago
- Modified the conventional JPEG compression algorithm with Lloyd-Max Quantizer. Implemented in MATLAB and tested on Xilinx Artix-7 FPGA.☆18Aug 31, 2020Updated 5 years ago
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Jul 25, 2018Updated 7 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Experimental FPGA project for streaming two MIPI CSI camera streams to an HDMI monitor using a ULX3S FPGA board☆32May 15, 2023Updated 2 years ago
- Implements the DBSCAN Clustering algorithm☆48Mar 23, 2020Updated 6 years ago
- HW JPEG decoder wrapper with AXI-4 DMA☆38Oct 25, 2020Updated 5 years ago
- A configurable USB 2.0 device core☆32Jun 12, 2020Updated 5 years ago
- UPDuino v1.0 - PCB Design Files, Designs, Documentation☆21Jul 17, 2018Updated 7 years ago
- ☆31Jan 23, 2021Updated 5 years ago
- MIPI testing with LiteX on CrossLink-NX☆14Jan 29, 2026Updated 3 months ago
- FPGA图像处理仿真平台☆31Apr 25, 2022Updated 4 years ago
- This is about the implementation of (2,1,4) Convolutional Encoder and Viterbi Decoder using Verilog VHDL.☆14Aug 12, 2020Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- implementation in verilog rtl for an FPGA to detect the presence of a face in an image☆12Mar 12, 2021Updated 5 years ago
- Designing and implementing LZ4 decompression algorithm in hardware (FPGA) using Verilog hardware description language☆17Feb 20, 2019Updated 7 years ago
- Verilog Model for W25Q128JVxIM Serial Flash Memory☆18Jun 7, 2020Updated 5 years ago
- A dual core RISC-V processor (using PULP platform SoC) implemented on a Digilent Arty S7-50 FPGA board.☆14Aug 7, 2022Updated 3 years ago
- Streaming video over USB using FT232H and Cyclone IV FPGA.☆15Feb 26, 2023Updated 3 years ago
- OscillatorIMP ecosystem FPGA IP sources☆28Feb 22, 2026Updated 2 months ago
- A Video display simulator☆177May 16, 2025Updated 11 months ago
- USB 2.0 Device IP Core☆75Oct 1, 2017Updated 8 years ago
- Applying various image enhancement algorithms on Night Vision IR images using Xilinx Vivado☆16Oct 27, 2023Updated 2 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- A collection of classic computer science books from Internet☆15Dec 19, 2015Updated 10 years ago
- Toy OFDM Communication System with FPGA☆12Dec 13, 2021Updated 4 years ago
- ☆18Jun 15, 2022Updated 3 years ago
- this is the eyewriter 1.0 code☆36Mar 12, 2018Updated 8 years ago
- ☆16Sep 26, 2022Updated 3 years ago
- To help machines learn what we human beings are doing via a camera is important. Once it comes true, machines can make different response…☆55Jun 28, 2018Updated 7 years ago
- MTCNN with convolution reprogramed in c☆14Jul 25, 2019Updated 6 years ago
- 一款Cyclone Ⅳ(EP4CE6E22C8N)的FPGA板，板载JTAG下载电路、HDMI(output)、UART、SDRAM、TFT-LCD等☆16Jun 29, 2023Updated 2 years ago
- RISC-V OpenWrt Port☆17Oct 30, 2018Updated 7 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- JPEG的正向离散余弦变化、量化、Z字形编码、对DC编码、AC编码、熵编码以及图像重构☆13May 27, 2019Updated 6 years ago
- Python Tape Manager☆18Sep 10, 2025Updated 7 months ago
- AHB/APB SRAM Inf, VCS&Verdi Sim.☆16Jun 20, 2022Updated 3 years ago
- Lab assignment on indoor localization for CAN405☆14Nov 29, 2022Updated 3 years ago
- High-performance FPGA-based JPEG codec accelerator☆13Dec 1, 2018Updated 7 years ago
- Yet another alternative curriculum vitae/résumé class with LaTeX☆11May 7, 2020Updated 6 years ago
- ☆19Mar 6, 2020Updated 6 years ago