Deep Neural Network inference using Xilinx Zynq-7000 chip.
☆29Jun 26, 2020Updated 6 years ago
Alternatives and similar repositories for Zynq7000-dnn-inference
Users that are interested in Zynq7000-dnn-inference are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- a Real-time image recognition project with RTL accelerator and ZYNQ Architecture☆71Apr 8, 2024Updated 2 years ago
- Zynq-7000 DPU TRD☆49Jul 19, 2019Updated 7 years ago
- SOC system using verilog on FPGA devices.☆10Jan 11, 2016Updated 10 years ago
- ☆17Jun 15, 2026Updated last month
- My implementation of various Machine Learning algorithms. You are welcome to contribute☆10Oct 14, 2019Updated 6 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Hardware for OpenZynqSDR☆18Apr 14, 2026Updated 3 months ago
- ☆16Mar 22, 2021Updated 5 years ago
- This repository contains MATLAB code which can be used to generate simulink model and HDL code for implementation on FPGA. Since HDL code…☆14May 6, 2020Updated 6 years ago
- Implementation from Quantization and Training of Neural Networks for Efficient Integer-Arithmetic-Only Inference☆11Feb 5, 2020Updated 6 years ago
- using xilinx xc6slx45 to implement mnist net☆83Jul 5, 2018Updated 8 years ago
- FINN+ is an extended version of FINN, a dataflow compiler for QNN inference on FPGAs. It is maintained by a group of researchers at Pader…☆53Updated this week
- Tutorial for analog input digitalization by the Xilinx Zynq XADC utilizing the DMA and data streaming to a PC over the network.☆42Apr 4, 2026Updated 4 months ago
- ☆15Jan 8, 2020Updated 6 years ago
- ☆14Dec 10, 2022Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Modified the conventional JPEG compression algorithm with Lloyd-Max Quantizer. Implemented in MATLAB and tested on Xilinx Artix-7 FPGA.☆18Aug 31, 2020Updated 5 years ago
- Getting started with RISC-V☆14Jun 4, 2023Updated 3 years ago
- A collection of tutorials for the fpgaConvNet framework.☆54Sep 20, 2024Updated last year
- ☆22May 4, 2026Updated 3 months ago
- Rapid Abstraction FPGA Toolbox - Python toolbox which provides direct access to FPGA hardware peripherals☆30Jun 17, 2026Updated last month
- Implementation of ECC on FPGA-Zynq7000 SoC☆19Jul 12, 2019Updated 7 years ago
- Official repository for "DEnsity: Open-domain Dialogue Evaluation Metric using Density Estimation (ACL2023 Findings)"☆11May 23, 2023Updated 3 years ago
- This repository contains all the necessary material to implement a YOLOv3 object detection algorithm on the PYNQ-Z2 FPGA. There is a step…☆117Mar 14, 2025Updated last year
- ☆38Aug 21, 2025Updated 11 months ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Discover, setup, and get stats on network interfaces☆11Nov 17, 2023Updated 2 years ago
- [BRH YT CHANNEL] This repo contains all the code and ressources you need for the Zynq and other FPGA tutorials, ready to copy and paste.☆85Mar 31, 2026Updated 4 months ago
- RTL implementation of the ethernet physical layer PCS for 10GBASE-R and 40GBASE-R.☆39Jan 2, 2024Updated 2 years ago
- ☆22Jun 10, 2020Updated 6 years ago
- A VHDL implementation of an AXI4 Master☆16Nov 7, 2017Updated 8 years ago
- 文章代码：李方舟, 赵耀宏, 向伟, 刘海峥. 基于改进非局部均值的红外图像混合噪声去除方法[J]. 红外与激光工程, 2019, 48(S1): 163-173.☆14Sep 1, 2020Updated 5 years ago
- FreeRTOS for PULP☆16Jul 24, 2023Updated 3 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆18Jun 22, 2021Updated 5 years ago
- Model zoo for the Quantized ONNX (QONNX) model format☆15Oct 31, 2025Updated 9 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Commodore VIC20 core for the Tang Nano 9K FPGA with LCD Output☆12Feb 16, 2025Updated last year
- Integration on PL side of Zynq7000 for PYNQ framework of common industrial devices (GPIO, I2C, SPI and UART)☆38Jul 7, 2021Updated 5 years ago
- Labs for the Ibex Demo System☆18Nov 18, 2023Updated 2 years ago
- ☆18Jul 6, 2026Updated last month
- ☆29Jul 15, 2026Updated 3 weeks ago
- Squeezenet V1.1 on Cyclone V SoC-FPGA at 450ms/image, 20x faster than ARM A9 processor alone. A project for 2017 Innovate FPGA design con…☆116Jun 27, 2018Updated 8 years ago
- The robot base on ZedBoard☆16Jul 3, 2014Updated 12 years ago