Deep Neural Network inference using Xilinx Zynq-7000 chip.
☆29Jun 26, 2020Updated 6 years ago
Alternatives and similar repositories for Zynq7000-dnn-inference
Users that are interested in Zynq7000-dnn-inference are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- a Real-time image recognition project with RTL accelerator and ZYNQ Architecture☆70Apr 8, 2024Updated 2 years ago
- ☆10Jul 6, 2015Updated 11 years ago
- YunSDR Open Source Project☆14Feb 24, 2017Updated 9 years ago
- Zynq-7000 DPU TRD☆49Jul 19, 2019Updated 7 years ago
- SOC system using verilog on FPGA devices.☆10Jan 11, 2016Updated 10 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- STM32F407 + Spartan6 combo with high speed USB TMC interface☆32Apr 20, 2020Updated 6 years ago
- A course based on FINN with hands on Lectures, Examples and Labs to go from 0 to a full custom Quantized Neural Network running on your v…☆47Jul 3, 2025Updated last year
- Firmware for the EBAZ4205 with HDMI extension board that implements DMA transfers to an HDMI sink☆16Sep 22, 2025Updated 9 months ago
- ☆17Jun 15, 2026Updated last month
- ☆12Oct 24, 2024Updated last year
- AUTOMATIC VHDL GENERATION FOR CNN MODELS☆32Nov 16, 2022Updated 3 years ago
- This repository contains MATLAB code which can be used to generate simulink model and HDL code for implementation on FPGA. Since HDL code…☆14May 6, 2020Updated 6 years ago
- Implementation from Quantization and Training of Neural Networks for Efficient Integer-Arithmetic-Only Inference☆11Feb 5, 2020Updated 6 years ago
- using xilinx xc6slx45 to implement mnist net☆83Jul 5, 2018Updated 8 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- FINN+ is an extended version of FINN, a dataflow compiler for QNN inference on FPGAs. It is maintained by a group of researchers at Pader…☆54Updated this week
- ☆14Dec 10, 2022Updated 3 years ago
- ☆15Jan 8, 2020Updated 6 years ago
- Modified the conventional JPEG compression algorithm with Lloyd-Max Quantizer. Implemented in MATLAB and tested on Xilinx Artix-7 FPGA.☆18Aug 31, 2020Updated 5 years ago
- Rapid Abstraction FPGA Toolbox - Python toolbox which provides direct access to FPGA hardware peripherals☆29Jun 17, 2026Updated last month
- This repository contains all the necessary material to implement a YOLOv3 object detection algorithm on the PYNQ-Z2 FPGA. There is a step…☆115Mar 14, 2025Updated last year
- ☆38Aug 21, 2025Updated 11 months ago
- A Vector Caching Scheme for Streaming FPGA SpMV Accelerators☆10Sep 7, 2015Updated 10 years ago
- ☆20Mar 12, 2025Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Discover, setup, and get stats on network interfaces☆11Nov 17, 2023Updated 2 years ago
- Migrate Xilinx edge AI solution to PYNQ☆17Nov 3, 2020Updated 5 years ago
- 文章代码：李方舟, 赵耀宏, 向伟, 刘海峥. 基于改进非局部均值的红外图像混合噪声去除方法[J]. 红外与激光 工程, 2019, 48(S1): 163-173.☆14Sep 1, 2020Updated 5 years ago
- Python script for generating Xilinx .coe files for RAM initializing☆20Jan 3, 2019Updated 7 years ago
- FreeRTOS for PULP☆16Jul 24, 2023Updated 2 years ago
- ☆25Oct 31, 2022Updated 3 years ago
- Model zoo for the Quantized ONNX (QONNX) model format☆15Oct 31, 2025Updated 8 months ago
- Commodore VIC20 core for the Tang Nano 9K FPGA with LCD Output☆12Feb 16, 2025Updated last year
- Integration on PL side of Zynq7000 for PYNQ framework of common industrial devices (GPIO, I2C, SPI and UART)☆38Jul 7, 2021Updated 5 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Labs for the Ibex Demo System☆18Nov 18, 2023Updated 2 years ago
- ☆17Jul 6, 2026Updated 2 weeks ago
- Simulator of DSMR Fluvius S1 interface of smart meter - usefull when debugging S1 applications☆14Mar 7, 2022Updated 4 years ago
- A library of VHDL components for Neural Networks☆21Sep 23, 2021Updated 4 years ago
- Deployment of Deep learning Image Super-Resolution Models in Xilinx Zynq MPSoC ZCU102☆19May 30, 2020Updated 6 years ago
- Squeezenet V1.1 on Cyclone V SoC-FPGA at 450ms/image, 20x faster than ARM A9 processor alone. A project for 2017 Innovate FPGA design con…☆116Jun 27, 2018Updated 8 years ago
- The robot base on ZedBoard☆16Jul 3, 2014Updated 12 years ago