UviDTE-FPSoC / Zynq7000-dnn-inference
Deep Neural Network inference using Xilinx Zynq-7000 chip.
☆19Updated 4 years ago
Related projects ⓘ
Alternatives and complementary repositories for Zynq7000-dnn-inference
- This repository contains all the necessary material to implement a YOLOv3 object detection algorithm on the PYNQ-Z2 FPGA. There is a step…☆33Updated last week
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆47Updated 6 years ago
- This is the first step to implement RNN on FPGAs. All modules are heavily commented. We will use High-Level Synthesis to turn these code …☆21Updated 5 years ago
- A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA☆21Updated 3 years ago
- Zynq-7000 DPU TRD☆43Updated 5 years ago
- FPGA and GPU acceleration of LeNet5☆35Updated 5 years ago
- ☆43Updated 6 years ago
- hls code zynq 7020 pynq z2 CNN☆77Updated 5 years ago
- An HLS based winograd systolic CNN accelerator☆48Updated 3 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆45Updated 4 years ago
- Convolutional Neural Network Using High Level Synthesis☆83Updated 4 years ago
- At present, just an example to show how to map the detection algorithm YOLOv2 from model to FPGA☆31Updated 5 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆89Updated 11 months ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆106Updated 7 years ago
- Convolution Neural Network of vgg19 model in verilog☆43Updated 6 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆44Updated 4 years ago
- 基于HLS的高效深度卷积神经网络FPGA实现方法☆68Updated 5 years ago
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆102Updated 6 years ago
- This project implements a convolution kernel based on vivado HLS on zcu104☆35Updated 4 years ago
- An Synthesizable Deep Learning Library based on Xilinx High Level Synthesis(HLS) tool☆15Updated 7 years ago
- This repo has codes for hardware accelerator design for CNNs using high level synthesis from Altera.☆13Updated 6 years ago
- IC implementation of TPU☆86Updated 4 years ago
- 网络训练、图像预处理以及部分hend功能是基于pc端实现的，只有主干网络部署在fpga上，片上资源无法支持整个网络所需资源，建议添加外部存储及DDR☆67Updated last year
- a Real-time image recognition project with RTL accelerator and ZYNQ Architecture☆39Updated 7 months ago
- ☆45Updated last year
- to illustrate how to removal a Neural Network from pc to FPGA board ,it contain all the code include c code worked in pc,HLS prj acceler…☆70Updated 3 years ago
- PYNQ-Torch: a framework to develop PyTorch accelerators on the PYNQ platform☆67Updated 4 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆161Updated 8 months ago
- ☆24Updated 2 weeks ago
- FPGA/AES/LeNet/VGG16☆88Updated 6 years ago