cxdzyq1110 / posture_recognition_CNNLinks
To help machines learn what we human beings are doing via a camera is important. Once it comes true, machines can make different responses to all kinds of human's postures. But the process is very difficult as well, because usually it is very slow and power-consuming, and requires a very large memory space. Here we focus on real-time posture rec…
☆53Updated 7 years ago
Alternatives and similar repositories for posture_recognition_CNN
Users that are interested in posture_recognition_CNN are comparing it to the libraries listed below
Sorting:
- CNN accelerator implemented with Spinal HDL☆152Updated last year
- 基于FPGA的图像处理模块(出自于crazybingo)(将部分IP换为纯Verilog用于跨平台移植)☆48Updated 5 years ago
- 学习AXI接口,以及xilinx DDR3 IP使用☆37Updated 8 years ago
- This project accelerates CNN computation with the help of FPGA, for more than 50x speed-up compared with CPU.☆22Updated 5 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 6 years ago
- Convolution Neural Network of vgg19 model in verilog☆49Updated 7 years ago
- 文档编写☆13Updated 4 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Updated 5 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆96Updated last year
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆66Updated 11 months ago
- This is a simple project that shows how to multiply two 3x3 matrixes in Verilog.☆50Updated 7 years ago
- hls code zynq 7020 pynq z2 CNN☆83Updated 6 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆42Updated 3 years ago
- 使用FPGA实现CNN模型☆15Updated 6 years ago
- Bitmap Processing Library & AXI-Stream Video Image VIP☆33Updated 3 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆185Updated last year
- Simulating implement of LeNet network on Zynq-7020 FPGA☆28Updated 6 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆34Updated 5 years ago
- 2018第二届全国大学生FPGA创新设计邀请赛的作品☆60Updated 6 years ago
- upgrade to e203 (a risc-v core)☆44Updated 4 years ago
- AHB DMA 32 / 64 bits☆56Updated 11 years ago
- fpga跑sobel识别算法☆38Updated 4 years ago
- 3×3脉动阵列乘法器☆46Updated 5 years ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆36Updated 6 years ago
- ☆59Updated 2 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆40Updated 2 years ago
- FPGA accelerated TinyYOLO v2 object detection neural network☆72Updated 7 years ago
- Some attempts to build CNN on PYNQ.☆24Updated 6 years ago
- FFT implement by verilog_测试验证已通过☆58Updated 8 years ago
- AXI DMA 32 / 64 bits☆116Updated 11 years ago