cxdzyq1110 / posture_recognition_CNN
To help machines learn what we human beings are doing via a camera is important. Once it comes true, machines can make different responses to all kinds of human's postures. But the process is very difficult as well, because usually it is very slow and power-consuming, and requires a very large memory space. Here we focus on real-time posture rec…
☆52Updated 6 years ago
Alternatives and similar repositories for posture_recognition_CNN:
Users that are interested in posture_recognition_CNN are comparing it to the libraries listed below
- Convolution Neural Network of vgg19 model in verilog☆46Updated 7 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆93Updated last year
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 5 years ago
- hls code zynq 7020 pynq z2 CNN☆81Updated 6 years ago
- This is a simple project that shows how to multiply two 3x3 matrixes in Verilog.☆50Updated 7 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆47Updated 4 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆44Updated 4 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆172Updated last year
- FPGA实现动态图像识别☆19Updated 4 years ago
- This repository contains all the parameters you need to synthesize the AlexNet by using Vivado High Level Synthesis.☆21Updated 7 years ago
- FPGA accelerator and port of the emotion recognition CNN running in C on Xilinx ZYNQ☆21Updated 5 years ago
- Pynq computer vision examples with an OV5640 camera☆45Updated 5 years ago
- CNN accelerator implemented with Spinal HDL☆146Updated last year
- At present, just an example to show how to map the detection algorithm YOLOv2 from model to FPGA☆31Updated 6 years ago
- fpga跑sobel识别算法☆29Updated 4 years ago
- FPGA accelerated TinyYOLO v2 object detection neural network☆71Updated 6 years ago
- Designing CNN accelerator using a Xilinx FPGA board and comparing performance with CPU.☆22Updated 4 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆30Updated 5 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆29Updated 2 years ago
- 2019 SEU-Xilinx Summer School☆48Updated 5 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆110Updated 7 years ago
- FPGA/AES/LeNet/VGG16☆99Updated 6 years ago
- 基于FPGA的图像处理模块(出自于crazybingo)(将部分IP换为纯Verilog用于跨平台移植)☆46Updated 4 years ago
- verilog CNN generator for FPGA☆34Updated 4 years ago
- 2018第二届全国大学生FPGA创新设计邀请赛的作品☆59Updated 6 years ago
- 学习AXI接口,以及xilinx DDR3 IP使用☆36Updated 8 years ago
- Convolutional Neural Network RTL-level Design☆49Updated 3 years ago
- Some attempts to build CNN on PYNQ.☆24Updated 5 years ago
- HedgeHog Fused Spiking Neural Network Emulator/Compute Engine is a hardware implementation of a SNN designed for implementation in Xilinx…☆58Updated last month
- MNIST using tensorflow, c++ and fpga (zynq7010)☆26Updated 2 years ago