cxdzyq1110 / posture_recognition_CNN
To help machines learn what we human beings are doing via a camera is important. Once it comes true, machines can make different responses to all kinds of human's postures. But the process is very difficult as well, because usually it is very slow and power-consuming, and requires a very large memory space. Here we focus on real-time posture rec…
☆51Updated 6 years ago
Related projects ⓘ
Alternatives and complementary repositories for posture_recognition_CNN
- Convolution Neural Network of vgg19 model in verilog☆43Updated 6 years ago
- This is a simple project that shows how to multiply two 3x3 matrixes in Verilog.☆48Updated 7 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆23Updated 5 years ago
- 3×3脉动阵列乘法器☆36Updated 5 years ago
- hls code zynq 7020 pynq z2 CNN☆77Updated 5 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆45Updated 4 years ago
- 基于FPGA的图像处理模块（出自于crazybingo）（将部分IP换为纯Verilog用于跨平台移植）☆46Updated 4 years ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆36Updated 5 years ago
- 使用FPGA实现CNN模型☆13Updated 5 years ago
- The Canny Edge Detection algorithm is implemented on an FPGA using only Verilog code and no Intellectual Property, making it convenient t…☆29Updated 6 months ago
- FPGA accelerated TinyYOLO v2 object detection neural network☆66Updated 6 years ago
- fpga跑sobel识别算法☆26Updated 3 years ago
- CNN accelerator implemented with Spinal HDL☆136Updated 9 months ago
- ☆43Updated 6 years ago
- 2018第二届全国大学生FPGA创新设计邀请赛的作品☆57Updated 5 years ago
- upgrade to e203 (a risc-v core)☆37Updated 4 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆160Updated 8 months ago
- DMA controller for CNN accelerator☆12Updated 7 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆44Updated 4 years ago
- At present, just an example to show how to map the detection algorithm YOLOv2 from model to FPGA☆31Updated 5 years ago
- The CNN based on the Xilinx Vivado HLS☆35Updated 3 years ago
- 2019 SEU-Xilinx Summer School☆46Updated 5 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆29Updated 5 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆31Updated 2 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆106Updated 7 years ago
- FPGA accelerator and port of the emotion recognition CNN running in C on Xilinx ZYNQ☆19Updated 5 years ago
- Bitmap Processing Library & AXI-Stream Video Image VIP☆29Updated 2 years ago
- Designing CNN accelerator using a Xilinx FPGA board and comparing performance with CPU.☆20Updated 3 years ago
- This work is based on PYNQ-Z2 development board provided by organizer, and adopts the cooperation scheme of hardware and software to buil…☆38Updated 5 years ago
- FPGA/AES/LeNet/VGG16☆88Updated 6 years ago