winsonbook / Reed-Solomon-View external linksLinks
This repository contains verilog files to implement Reed Solomon encoding and decoding on FPGA. Each symbol is of 8 bits. Message length is of length 249 symbols and it can detect and correct upto 3 error symbols.
☆24Dec 17, 2019Updated 6 years ago
Alternatives and similar repositories for Reed-Solomon-
Users that are interested in Reed-Solomon- are comparing it to the libraries listed below
Sorting:
- Wavious Wlink☆12Oct 28, 2021Updated 4 years ago
- MT29F128G based NAND flash controller☆10Jun 17, 2021Updated 4 years ago
- APB VIP (UVM)☆18Sep 6, 2018Updated 7 years ago
- Reed-Solomon (RS) Encoder/Decoder + Channel Simulation☆19Mar 24, 2022Updated 3 years ago
- Reed Solomon Encoder and Decoder Digital IP☆21Jun 14, 2020Updated 5 years ago
- An Open Source Link Protocol and Controller☆29Jul 26, 2021Updated 4 years ago
- Undergraduate digital circuit laboratory☆29Jan 4, 2024Updated 2 years ago
- Ethernet MAC 10/100 Mbps☆31Oct 31, 2021Updated 4 years ago
- An open-source Ternary Content Addressable Memory (TCAM) compiler.☆33Jul 19, 2024Updated last year
- A VHDL code generator for wallace tree multiplier☆10Apr 15, 2020Updated 5 years ago
- Azadi (Freedom) is a 32-bit RISC-V CPU based System on Chip.☆32Aug 28, 2023Updated 2 years ago
- Verilog implementation of Mersenne Twister PRNG☆31Jun 20, 2018Updated 7 years ago
- ☆75Feb 4, 2021Updated 5 years ago
- A dark theme for VS Code☆10Jun 15, 2021Updated 4 years ago
- MathLib DAC 2023 version☆13Sep 11, 2023Updated 2 years ago
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆77Jan 2, 2021Updated 5 years ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆36Dec 24, 2024Updated last year
- Pynq projects and guides☆29Sep 11, 2018Updated 7 years ago
- A game about love, empathy and mostly sharks☆15Aug 4, 2025Updated 6 months ago
- Example Verilog code for Ulx3s☆41May 5, 2022Updated 3 years ago
- Set of handy and useful tools by Elive, for specially use in the Elive project☆15Jan 31, 2026Updated 2 weeks ago
- Implementation of a Serial Peripheral Interface(SPI) using Verilog and testing various modes of the SPI Device☆21Jul 7, 2024Updated last year
- ☆11May 30, 2018Updated 7 years ago
- SimEON: Simulator for Elastic Optical Networks☆11Mar 2, 2018Updated 7 years ago
- A risc-v simulator based on SystrmC☆14Jan 7, 2022Updated 4 years ago
- The new home of rabbitvcs☆13Jun 15, 2022Updated 3 years ago
- This is the public repo for Sentinel Group's Sentrix which is a Service on the Sentinel Service Chain and utilizes the Matrix Server to d…☆11Apr 30, 2018Updated 7 years ago
- DDRFW-UTIL tool repository☆14Updated this week
- Dark Reader website production files☆14Updated this week
- Density test bench for RISCV - "Compress extension"☆15Jun 21, 2021Updated 4 years ago
- LPC (Low Pin Count) interface peripheral module in pure Verilog☆17Jan 15, 2024Updated 2 years ago
- ☆12Jul 15, 2016Updated 9 years ago
- MacForge plugin for Safari☆12Jul 17, 2018Updated 7 years ago
- Canonical normalizing flows☆10Apr 30, 2019Updated 6 years ago
- example files to follow the MOOC on RTL-SDR☆12Mar 18, 2017Updated 8 years ago
- Repository of GitHub Actions used by the Oh My Zsh project☆22Sep 4, 2020Updated 5 years ago
- RISCV lock-step checker based on Spike☆14Jan 23, 2026Updated 3 weeks ago
- Gameslab HW emulator for a certain handhold gaming system☆10May 20, 2018Updated 7 years ago
- Python/Simulator integration using procedure calls☆10Mar 12, 2020Updated 5 years ago