winsonbook / Reed-Solomon-Links
This repository contains verilog files to implement Reed Solomon encoding and decoding on FPGA. Each symbol is of 8 bits. Message length is of length 249 symbols and it can detect and correct upto 3 error symbols.
☆24Updated 5 years ago
Alternatives and similar repositories for Reed-Solomon-
Users that are interested in Reed-Solomon- are comparing it to the libraries listed below
Sorting:
- RTL Verilog library for various DSP modules☆88Updated 3 years ago
- Implementation of the PCIe physical layer☆40Updated 3 weeks ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆36Updated 3 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆63Updated 5 years ago
- Generic FIFO implementation with optional FWFT☆57Updated 5 years ago
- Ethernet MAC 10/100 Mbps☆82Updated 5 years ago
- Ethernet 10GE MAC☆45Updated 10 years ago
- IP operations in verilog (simulation and implementation on ice40)☆55Updated 5 years ago
- Hardware Assisted IEEE 1588 IP Core☆29Updated 10 years ago
- UART -> AXI Bridge☆61Updated 3 years ago
- ☆64Updated 2 years ago
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆42Updated 4 years ago
- Reed Solomon Encoder and Decoder Digital IP☆21Updated 4 years ago
- An efficient implementation of the Viterbi decoding algorithm in Verilog☆54Updated last year
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆59Updated 3 years ago
- AXI4 and AXI4-Lite interface definitions☆94Updated 4 years ago
- A simple DDR3 memory controller☆55Updated 2 years ago
- Hardware Viterbi Decoder in verilog☆26Updated 6 years ago
- Fully parametrizable combinatorial parallel LFSR/CRC module☆147Updated 3 months ago
- USB -> AXI Debug Bridge☆39Updated 4 years ago
- DDR3 SDRAM controller☆18Updated 10 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago
- Reed Solomon Decoder (204,188)☆12Updated 10 years ago
- A look ahead, round-robing parametrized arbiter written in Verilog.☆42Updated 5 years ago
- It is Gate level netlist of MAXVY's MIPI I3C Basic Master Controller IP along with APB interface support.☆17Updated 5 years ago
- PCIE 5.0 Graduation project (Verification Team)☆72Updated last year
- SystemVerilog testbench for an Ethernet 10GE MAC core☆45Updated 9 years ago
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆105Updated 3 years ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆42Updated last year
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆54Updated 3 years ago