winsonbook / Reed-Solomon-
This repository contains verilog files to implement Reed Solomon encoding and decoding on FPGA. Each symbol is of 8 bits. Message length is of length 249 symbols and it can detect and correct upto 3 error symbols.
☆24Updated 5 years ago
Alternatives and similar repositories for Reed-Solomon-:
Users that are interested in Reed-Solomon- are comparing it to the libraries listed below
- SDRAM controller with AXI4 interface☆88Updated 5 years ago
- RTL Verilog library for various DSP modules☆85Updated 3 years ago
- IP operations in verilog (simulation and implementation on ice40)☆55Updated 5 years ago
- Fully parametrizable combinatorial parallel LFSR/CRC module☆144Updated 2 weeks ago
- Generic FIFO implementation with optional FWFT☆55Updated 4 years ago
- Verilog based BCH encoder/decoder☆118Updated 2 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆62Updated 4 years ago
- Implementation of the PCIe physical layer☆33Updated last month
- AXI4 and AXI4-Lite interface definitions☆93Updated 4 years ago
- AMBA bus generator including AXI, AHB, and APB☆96Updated 3 years ago
- round robin arbiter☆70Updated 10 years ago
- Ethernet interface modules for Cocotb☆60Updated last year
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆53Updated 2 years ago
- UART -> AXI Bridge☆60Updated 3 years ago
- Ethernet MAC 10/100 Mbps☆78Updated 5 years ago
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆42Updated 4 years ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆73Updated 7 years ago
- Verilog digital signal processing components☆129Updated 2 years ago
- ☆56Updated 2 years ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆134Updated 2 weeks ago
- 10G Low Latency Ethernet☆47Updated last year
- PCIE 5.0 Graduation project (Verification Team)☆61Updated last year
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆101Updated 3 years ago
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆48Updated 2 years ago
- A simple DDR3 memory controller☆54Updated 2 years ago
- Build an open source, extremely simple DMA.☆21Updated 6 years ago
- Hardware Assisted IEEE 1588 IP Core☆26Updated 10 years ago
- Ethernet 10GE MAC☆45Updated 10 years ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆32Updated 3 years ago
- AXI Interconnect☆47Updated 3 years ago