This repository contains verilog files to implement Reed Solomon encoding and decoding on FPGA. Each symbol is of 8 bits. Message length is of length 249 symbols and it can detect and correct upto 3 error symbols.
☆26Dec 17, 2019Updated 6 years ago
Alternatives and similar repositories for Reed-Solomon-
Users that are interested in Reed-Solomon- are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Error correction and detection example Verilog (hamming and Reed-Solomon) to accompany presentation material☆10Jan 14, 2024Updated 2 years ago
- Reed-Solomon (RS) Encoder/Decoder + Channel Simulation☆19Mar 24, 2022Updated 4 years ago
- MT29F128G based NAND flash controller☆10Jun 17, 2021Updated 5 years ago
- Wavious Wlink☆12Oct 28, 2021Updated 4 years ago
- Reed Solomon Encoder and Decoder Digital IP☆22Jun 14, 2020Updated 6 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- An Open Source Link Protocol and Controller☆29Jul 26, 2021Updated 5 years ago
- ☆16Jun 28, 2021Updated 5 years ago
- Python/Simulator integration using procedure calls☆10Mar 12, 2020Updated 6 years ago
- APB VIP (UVM)☆18Sep 6, 2018Updated 8 years ago
- Polar codes are error correction codes developed by Erdal Arikan which achieves channel capacity and its reduced complexity makes it more…☆20Jul 22, 2021Updated 5 years ago
- A risc-v simulator based on SystrmC☆14Jan 7, 2022Updated 4 years ago
- ☆82Feb 4, 2021Updated 5 years ago
- ☆31Apr 1, 2017Updated 9 years ago
- Distributed arithmetic (DA) is another way of implementing a dot product where one of the arrays has constant elements. The DA can be eff…☆17Aug 26, 2021Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Azadi (Freedom) is a 32-bit RISC-V CPU based System on Chip.☆34Aug 28, 2023Updated 3 years ago
- Design a median filter for a Generic RGB image.☆14Mar 6, 2019Updated 7 years ago
- The Subutai™ Router open hardware project sources.☆16Oct 2, 2017Updated 8 years ago
- Sobel is first order or gradient based edge operator for images and it is implemented using verilog.☆15Dec 16, 2020Updated 5 years ago
- An automatic speaker recognition system built from digital signal processing tools, Vector Quantization and LBG algorithm☆11May 24, 2021Updated 5 years ago
- Chisel Fixed-Point Arithmetic Library☆18Dec 15, 2025Updated 8 months ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆38Dec 24, 2024Updated last year
- A simple PDM microphone interface on FPGA☆15Jan 16, 2022Updated 4 years ago
- Various low power labs using sky130☆13Sep 3, 2021Updated 5 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Implementation of Wireless communication blocks such as FFT, OFDM receiver, Polar code decoder in a FPGA using Vivado HLS☆31Dec 17, 2020Updated 5 years ago
- NTU Computer Architecture 2021 - CPU with Single issue, L1-cache☆11Jan 24, 2022Updated 4 years ago
- tool for converting vcd(value change dump) to ate pattern.☆11Oct 22, 2015Updated 10 years ago
- FPGA Additive White Gaussian Noise Generator Using the Box Mueller Method☆11Oct 7, 2016Updated 9 years ago
- Reed Solomon Decoder (204,188)☆12Jul 17, 2014Updated 12 years ago
- BFM Tester for Chisel HDL☆14Nov 27, 2021Updated 4 years ago
- Source files for Getting to Know Vivado course☆18Sep 2, 2020Updated 6 years ago
- Tool to connect the workstation to the pulp targets abd interact with them☆11Oct 22, 2020Updated 5 years ago
- Title : Communication Bridge between I2C and SPI Platform : RTL Coding (Verilog/System Verilog/VHDL) Duration : 1 Month Description : Bot…☆17Aug 21, 2018Updated 8 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- C++ 17 Hardware abstraction layer generator from systemrdl☆16Aug 28, 2026Updated last week
- Project developed for the discipline of Heat and Mass Transfer based on the transient simulation of a 2D surface with specific initial co…☆15Jun 30, 2022Updated 4 years ago
- LimeSDR with Matlab☆11Dec 30, 2019Updated 6 years ago
- AXI4-Stream FIR filter IP☆20Nov 4, 2022Updated 3 years ago
- this repository is vim cfg for verilog.☆56Aug 28, 2026Updated last week
- Polar Codes Implementation on Vhdl☆13Jun 4, 2016Updated 10 years ago
- A collection of examples showcasing PyCDE and Mini RISC-V implementation.☆10Jul 23, 2026Updated last month