This repository contains verilog files to implement Reed Solomon encoding and decoding on FPGA. Each symbol is of 8 bits. Message length is of length 249 symbols and it can detect and correct upto 3 error symbols.
☆27Dec 17, 2019Updated 6 years ago
Alternatives and similar repositories for Reed-Solomon-
Users that are interested in Reed-Solomon- are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Error correction and detection example Verilog (hamming and Reed-Solomon) to accompany presentation material☆10Jan 14, 2024Updated 2 years ago
- Reed Solomon Encoder and Decoder Digital IP☆22Jun 14, 2020Updated 6 years ago
- Reed-Solomon (RS) Encoder/Decoder + Channel Simulation☆19Mar 24, 2022Updated 4 years ago
- Reed Solomon Decoder (204,188)☆12Jul 17, 2014Updated 12 years ago
- MT29F128G based NAND flash controller☆10Jun 17, 2021Updated 5 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Wavious Wlink☆12Oct 28, 2021Updated 5 years ago
- SystemVerilog & Verilog Module I/O parser and printer☆25Oct 25, 2026Updated last week
- ☆16Jun 28, 2021Updated 5 years ago
- NeoPixel LED Controller | NeoPixel LED 控制器 | 基於MAX10 FPGA的音樂全彩光立方LED控制器☆12Jan 4, 2022Updated 4 years ago
- Raspberry Pi Simulink Coder Target☆13Jan 27, 2025Updated last year
- Python/Simulator integration using procedure calls☆10Mar 12, 2020Updated 6 years ago
- Polar codes are error correction codes developed by Erdal Arikan which achieves channel capacity and its reduced complexity makes it more…☆20Jul 22, 2021Updated 5 years ago
- An Open Source Link Protocol and Controller☆29Jul 26, 2021Updated 5 years ago
- Undergraduate digital circuit laboratory☆29Jan 4, 2024Updated 2 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- This application estimate iterative decoding threshold using degree description, Stephan ten Brink. More general decription of LDPC codes…☆13Apr 28, 2023Updated 3 years ago
- FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo)☆153Oct 19, 2026Updated 2 weeks ago
- An automatic speaker recognition system built from digital signal processing tools, Vector Quantization and LBG algorithm☆11May 24, 2021Updated 5 years ago
- RIFFA (Reusable Integration Framework for FPGA Accelerators) is a framework developed in University of California, San Diego. This projec…☆14Jul 16, 2015Updated 11 years ago
- Sobel is first order or gradient based edge operator for images and it is implemented using verilog.☆15Dec 16, 2020Updated 5 years ago
- Implements a simple UVM based testbench for a simple memory DUT.☆12Oct 26, 2019Updated 7 years ago
- "Low power" digital standard cells for SKY130 provided by SkyWater.☆11Apr 23, 2021Updated 5 years ago
- A PyTorch-based numerical simulator for decoders in quantum error correction.☆15Updated this week
- ☆30Apr 1, 2017Updated 9 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- ☆84Feb 4, 2021Updated 5 years ago
- Implementation of Partially Parellel LDPC Code Decoder in Verilog☆15Jul 23, 2020Updated 6 years ago
- Digital Interpolation Techniques Applied to Digital Signal Processing☆71Jun 24, 2024Updated 2 years ago
- Design a median filter for a Generic RGB image.☆14Mar 6, 2019Updated 7 years ago
- A System on a Chip Implementation for the XuLA2-LX25 board☆17Dec 13, 2018Updated 7 years ago
- Generic memory implementations☆12Feb 6, 2024Updated 2 years ago
- Azadi (Freedom) is a 32-bit RISC-V CPU based System on Chip.☆34Aug 28, 2023Updated 3 years ago
- NTU Computer Architecture 2021 - CPU with Single issue, L1-cache☆11Jan 24, 2022Updated 4 years ago
- Polar Codes Implementation on Vhdl☆13Jun 4, 2016Updated 10 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆12Oct 30, 2025Updated last year
- This is a repository where I added my DSP codes that have written in Matlab (without built-in function). I have also commented inside eve…☆17Jun 10, 2021Updated 5 years ago
- Mbed OS 5 Simulink and Embedded Coder Target☆33Jul 7, 2022Updated 4 years ago
- Title : Communication Bridge between I2C and SPI Platform : RTL Coding (Verilog/System Verilog/VHDL) Duration : 1 Month Description : Bot…☆17Aug 21, 2018Updated 8 years ago
- tool for converting vcd(value change dump) to ate pattern.☆11Oct 22, 2015Updated 11 years ago
- Forces DeepSeek R1 models to engage in extended reasoning by intercepting early termination tokens.☆19Feb 12, 2025Updated last year
- Distributed arithmetic (DA) is another way of implementing a dot product where one of the arrays has constant elements. The DA can be eff…☆17Aug 26, 2021Updated 5 years ago