TCP/IP and UDP/IP protocol stack off-loading
☆19Aug 9, 2020Updated 5 years ago
Alternatives and similar repositories for HardORB
Users that are interested in HardORB are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Gigabit MAC + UDP/TCP/IP offload Engine☆35Sep 17, 2019Updated 6 years ago
- Complete UCIe v2.0 Controller RTL Implementation with Revolutionary 128 Gbps PAM4 Signaling - Architecture Design Complete, Ready for RTL…☆35Aug 30, 2025Updated 10 months ago
- Accelerating the regular expression matching on FPGA for applications in Networking and Bioinformatics.☆13Nov 24, 2017Updated 8 years ago
- ISP☆14Nov 25, 2023Updated 2 years ago
- APB4 Multiplexor☆15May 10, 2024Updated 2 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Checksum plays a key role in the TCP/IP headers. In this repo you'll find a efficient FPGA-based solution for a 512-bit AXI4-Stream inter…☆18Aug 28, 2019Updated 6 years ago
- Open Source Silicon Development Testing Unit using JTAG☆15Apr 25, 2026Updated 3 months ago
- Icarus SIMBUS☆21Nov 6, 2019Updated 6 years ago
- This repo contains the Limago code☆94May 8, 2025Updated last year
- SDRAM controller with AXI4 interface☆107Aug 8, 2019Updated 6 years ago
- AXI4-Compatible Verilog Cores, along with some helper modules.☆17Mar 14, 2020Updated 6 years ago
- RTL for AXI over UCIe bridge.☆24Jul 17, 2026Updated last week
- This project intends to develop tools around AFDX. (Avionics Full Duplex Switched Ethernet).☆10Oct 27, 2010Updated 15 years ago
- A Framework for Design and Verification of Image Processing Applications using UVM☆120Nov 27, 2017Updated 8 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- UDP/IP Core☆12Jul 17, 2014Updated 12 years ago
- Flexible, high-performance TCP offload to SmartNICs using fine-grained parallelism☆62Feb 27, 2022Updated 4 years ago
- AFDX protocol dissector for wireshark☆15Jun 17, 2019Updated 7 years ago
- Example Risc-V SoC with VexRiscv, custom peripherals and bare metal firmware☆13Aug 24, 2020Updated 5 years ago
- TCP Offload Engine☆78Nov 18, 2017Updated 8 years ago
- Synthesizeable VHDL and Verilog implementation of 64-point FFT/IFFT Processor with Q4.12 Fixed Point Data Format.☆35May 20, 2020Updated 6 years ago
- ☆82Feb 4, 2021Updated 5 years ago
- SystemVerilog Design Patterns☆26Mar 11, 2015Updated 11 years ago
- my UVM training projects☆38Mar 14, 2019Updated 7 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Utilities for Avalon Memory Map☆11Jun 16, 2026Updated last month
- SHA-1,SHA-256,SHA-512 Secure Hash Generator written in VHDL(RTL) for FPGA(Xilinx and Altera).☆12Oct 14, 2017Updated 8 years ago
- Use OpenCV to convert a raw bayer image from a sensor to rgb☆12Apr 2, 2011Updated 15 years ago
- Caribou: Distributed Smart Storage built with FPGAs☆71Jul 25, 2018Updated 7 years ago
- Support code for DVCon 2021 paper submission☆13Mar 1, 2021Updated 5 years ago
- A DPDK repo with Corundum driver☆37Aug 1, 2022Updated 3 years ago
- Reference designs and firmware for open-source RISC-V core implementation on MX10 and SpiderSoM☆17Nov 11, 2022Updated 3 years ago
- CORE-V MCU UVM Environment and Test Bench☆26Jul 19, 2024Updated 2 years ago
- lists of most popular repositories for most favoured programming languages (according to StackOverflow)☆80Oct 9, 2020Updated 5 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- LibreLane full-chip flow template for IHP SG13G2 OpenPDK☆19Apr 20, 2026Updated 3 months ago
- UVM clock agent which frequency, duty cycle can be configured, clock slow and gating function are also available☆10Aug 24, 2020Updated 5 years ago
- IPv4/UDP stack written in VHDL code, for interfacing with an FPGA over Ethernet☆11Jun 2, 2021Updated 5 years ago
- gateware for the main fpga, including a hispi decoder and image processing☆13Sep 27, 2018Updated 7 years ago
- ☆10Nov 2, 2023Updated 2 years ago
- Advanced encryption standard implementation in verilog.☆31Oct 2, 2022Updated 3 years ago
- Xilinx IP repository☆13May 5, 2018Updated 8 years ago