adibis / DDR2_Controller
DDR2 memory controller written in Verilog
☆73Updated 13 years ago
Alternatives and similar repositories for DDR2_Controller:
Users that are interested in DDR2_Controller are comparing it to the libraries listed below
- AXI4 and AXI4-Lite interface definitions☆93Updated 4 years ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆73Updated 7 years ago
- AXI DMA 32 / 64 bits☆109Updated 10 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆63Updated 4 years ago
- System Verilog based Verification of MIPS 5 staged pipelined processor using UVM environment☆100Updated 2 months ago
- SystemVerilog-based UVM testbench for an Ethernet 10GE MAC core☆138Updated 6 years ago
- AMBA bus generator including AXI, AHB, and APB☆96Updated 3 years ago
- UVM examples and projects☆126Updated 6 years ago
- Examples and reference for System Verilog Assertions☆83Updated 8 years ago
- ☆36Updated 9 years ago
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆119Updated 3 years ago
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆56Updated 2 years ago
- SDRAM controller with AXI4 interface☆89Updated 5 years ago
- PCIE 5.0 Graduation project (Verification Team)☆61Updated last year
- Use ORDT and systemRDL tools to generate C/Verilog header files, register RTL, UVM register models, and docs from compiled SystemRDL.☆67Updated 5 years ago
- RTL Verilog library for various DSP modules☆85Updated 3 years ago
- UART -> AXI Bridge☆60Updated 3 years ago
- An AXI4 crossbar implementation in SystemVerilog☆137Updated last month
- System Verilog and Emulation. Written all the five channels.☆33Updated 8 years ago
- round robin arbiter☆70Updated 10 years ago
- AXI4 BFM in Verilog☆32Updated 8 years ago
- AHB3-Lite Interconnect☆85Updated 10 months ago
- UVM Testbench For SystemVerilog Combinator Implementation☆53Updated 8 years ago
- Maven Silicon project - AHB-to-APB Bridge Verification using UVM Methodology.☆85Updated last year
- APB to I2C☆39Updated 10 years ago
- yet another AXI testbench repo. ;) This is for my UVM practice. https://marcoz001.github.io/axi-uvm/☆111Updated 7 years ago
- Fully parametrizable combinatorial parallel LFSR/CRC module☆145Updated 2 weeks ago
- For pre-silicon developers of RISC-V systems, riscv-vip is a SystemVerilog project that helps with pre-si verification and debug☆58Updated 4 years ago
- AHB DMA 32 / 64 bits☆53Updated 10 years ago
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆192Updated last year