adibis / DDR2_Controller
DDR2 memory controller written in Verilog
☆73Updated 13 years ago
Alternatives and similar repositories for DDR2_Controller:
Users that are interested in DDR2_Controller are comparing it to the libraries listed below
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆73Updated 7 years ago
- AXI DMA 32 / 64 bits☆109Updated 10 years ago
- AXI4 and AXI4-Lite interface definitions☆93Updated 4 years ago
- ☆36Updated 9 years ago
- AHB DMA 32 / 64 bits☆53Updated 10 years ago
- AMBA bus generator including AXI, AHB, and APB☆96Updated 3 years ago
- SDRAM controller with AXI4 interface☆88Updated 5 years ago
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆119Updated 3 years ago
- PCIE 5.0 Graduation project (Verification Team)☆61Updated last year
- AXI Interconnect☆47Updated 3 years ago
- System Verilog and Emulation. Written all the five channels.☆33Updated 8 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆34Updated 2 years ago
- round robin arbiter☆70Updated 10 years ago
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆56Updated 2 years ago
- ☆59Updated 9 years ago
- An AXI4 crossbar implementation in SystemVerilog☆137Updated 3 weeks ago
- AHB3-Lite Interconnect☆85Updated 10 months ago
- Examples and reference for System Verilog Assertions☆83Updated 7 years ago
- AXI4 BFM in Verilog☆32Updated 8 years ago
- AXI总线连接器☆95Updated 4 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆63Updated 4 years ago
- SystemVerilog-based UVM testbench for an Ethernet 10GE MAC core☆138Updated 6 years ago
- ☆41Updated 3 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆39Updated 2 years ago
- APB to I2C☆39Updated 10 years ago
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆192Updated last year
- System Verilog based Verification of MIPS 5 staged pipelined processor using UVM environment☆100Updated 2 months ago
- ARM中通过APB总线连接的UART模块☆63Updated 5 years ago
- A look ahead, round-robing parametrized arbiter written in Verilog.☆42Updated 4 years ago
- UVM实战随书源码☆49Updated 6 years ago