adibis / DDR2_ControllerLinks
DDR2 memory controller written in Verilog
☆77Updated 13 years ago
Alternatives and similar repositories for DDR2_Controller
Users that are interested in DDR2_Controller are comparing it to the libraries listed below
Sorting:
- PCIE 5.0 Graduation project (Verification Team)☆79Updated last year
- SDRAM controller with AXI4 interface☆96Updated 6 years ago
- AXI4 and AXI4-Lite interface definitions☆94Updated 4 years ago
- AMBA bus generator including AXI, AHB, and APB☆106Updated 4 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆65Updated 5 years ago
- AHB3-Lite Interconnect☆90Updated last year
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆79Updated 7 years ago
- This is the repository for the IEEE version of the book☆70Updated 4 years ago
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆64Updated 2 years ago
- AXI DMA 32 / 64 bits☆121Updated 11 years ago
- RTL Verilog library for various DSP modules☆89Updated 3 years ago
- Generic AXI to AHB bridge☆17Updated 11 years ago
- round robin arbiter☆75Updated 11 years ago
- AHB DMA 32 / 64 bits☆56Updated 11 years ago
- Examples and reference for System Verilog Assertions☆87Updated 8 years ago
- Generic FIFO implementation with optional FWFT☆60Updated 5 years ago
- UART -> AXI Bridge☆63Updated 4 years ago
- SystemVerilog-based UVM testbench for an Ethernet 10GE MAC core☆147Updated 7 years ago
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆60Updated last year
- Presents a verification use case for a typical Asynchronous FIFO based on Systemverilog and UVM.☆55Updated 5 years ago
- ☆68Updated 9 years ago
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆130Updated 4 years ago
- This is a Multi master Multi slave compatible system bus design modeled using verilog. This is much like AMBA AHB Specification☆32Updated 5 years ago
- A look ahead, round-robing parametrized arbiter written in Verilog.☆43Updated 5 years ago
- An AXI4 crossbar implementation in SystemVerilog☆170Updated this week
- System Verilog and Emulation. Written all the five channels.☆34Updated 8 years ago
- Fully parametrizable combinatorial parallel LFSR/CRC module☆154Updated 6 months ago
- Verification IP for APB protocol☆68Updated 4 years ago
- Built a test environment using SystemVerilog to verify FIFO. Used QuestaSim to design and verify the module in SystemVerilog and Verilog.…☆28Updated 6 years ago
- Asynchronous fifo in verilog☆35Updated 9 years ago