adibis / DDR2_ControllerLinks
DDR2 memory controller written in Verilog
☆78Updated 13 years ago
Alternatives and similar repositories for DDR2_Controller
Users that are interested in DDR2_Controller are comparing it to the libraries listed below
Sorting:
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆74Updated 7 years ago
- AXI4 and AXI4-Lite interface definitions☆94Updated 4 years ago
- AXI DMA 32 / 64 bits☆114Updated 10 years ago
- SDRAM controller with AXI4 interface☆94Updated 5 years ago
- ☆36Updated 9 years ago
- AMBA bus generator including AXI, AHB, and APB☆101Updated 3 years ago
- This is the repository for the IEEE version of the book☆64Updated 4 years ago
- System Verilog and Emulation. Written all the five channels.☆34Updated 8 years ago
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆60Updated 2 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆63Updated 5 years ago
- round robin arbiter☆74Updated 10 years ago
- Examples and reference for System Verilog Assertions☆84Updated 8 years ago
- System Verilog based Verification of MIPS 5 staged pipelined processor using UVM environment☆103Updated 5 months ago
- SystemVerilog-based UVM testbench for an Ethernet 10GE MAC core☆142Updated 6 years ago
- Asynchronous fifo in verilog☆35Updated 9 years ago
- AHB3-Lite Interconnect☆89Updated last year
- UART -> AXI Bridge☆61Updated 3 years ago
- RTL Verilog library for various DSP modules☆88Updated 3 years ago
- This is a Multi master Multi slave compatible system bus design modeled using verilog. This is much like AMBA AHB Specification☆32Updated 5 years ago
- PCIE 5.0 Graduation project (Verification Team)☆72Updated last year
- Built a test environment using SystemVerilog to verify FIFO. Used QuestaSim to design and verify the module in SystemVerilog and Verilog.…☆27Updated 6 years ago
- APB to I2C☆41Updated 10 years ago
- This asynchrounous FIFO deisgn and UVM verificaiton is one case study of me. The design is based on Cliff Cumming's paper and the UVM is…☆60Updated last year
- Fully parametrizable combinatorial parallel LFSR/CRC module☆147Updated 3 months ago
- ☆64Updated 9 years ago
- AXI Interconnect☆49Updated 3 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆38Updated 2 years ago
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆126Updated 4 years ago
- General Purpose AXI Direct Memory Access☆50Updated last year
- Generic FIFO implementation with optional FWFT☆57Updated 5 years ago