adibis / DDR2_ControllerLinks
DDR2 memory controller written in Verilog
☆78Updated 13 years ago
Alternatives and similar repositories for DDR2_Controller
Users that are interested in DDR2_Controller are comparing it to the libraries listed below
Sorting:
- AXI4 and AXI4-Lite interface definitions☆96Updated 5 years ago
- SDRAM controller with AXI4 interface☆98Updated 6 years ago
- PCIE 5.0 Graduation project (Verification Team)☆80Updated last year
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆66Updated 5 years ago
- round robin arbiter☆75Updated 11 years ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆82Updated 7 years ago
- AXI DMA 32 / 64 bits☆121Updated 11 years ago
- Examples and reference for System Verilog Assertions☆88Updated 8 years ago
- UART -> AXI Bridge☆63Updated 4 years ago
- AMBA bus generator including AXI, AHB, and APB☆107Updated 4 years ago
- AHB3-Lite Interconnect☆94Updated last year
- ☆69Updated 9 years ago
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆67Updated 3 years ago
- AXI Interconnect☆53Updated 4 years ago
- RTL Verilog library for various DSP modules☆90Updated 3 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆41Updated 3 years ago
- AHB DMA 32 / 64 bits☆56Updated 11 years ago
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆132Updated 4 years ago
- ☆38Updated 10 years ago
- System Verilog based Verification of MIPS 5 staged pipelined processor using UVM environment☆109Updated 9 months ago
- SystemVerilog-based UVM testbench for an Ethernet 10GE MAC core☆149Updated 7 years ago
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆66Updated last year
- Fully parametrizable combinatorial parallel LFSR/CRC module☆157Updated 8 months ago
- ☆64Updated 3 years ago
- An AXI4 crossbar implementation in SystemVerilog☆177Updated last month
- APB to I2C☆43Updated 11 years ago
- This is the repository for the IEEE version of the book☆74Updated 5 years ago
- This is a Multi master Multi slave compatible system bus design modeled using verilog. This is much like AMBA AHB Specification☆32Updated 5 years ago
- AXI总线连接器☆104Updated 5 years ago
- This is a detailed SystemVerilog course☆123Updated 7 months ago