antmicro / lpddr4-test-boardLinks
Experimental development board interfacing Xilinx Kintex-7 FPGA with LPDDR4 SDRAM
☆39Updated last year
Alternatives and similar repositories for lpddr4-test-board
Users that are interested in lpddr4-test-board are comparing it to the libraries listed below
Sorting:
- USB Full Speed PHY☆46Updated 5 years ago
- Basic USB-CDC device core (Verilog)☆80Updated 4 years ago
- SPI-Flash XIP Interface (Verilog)☆46Updated 4 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆79Updated 3 years ago
- USB 2.0 Device IP Core☆71Updated 8 years ago
- MIPI CSI-2 Camera Sensor Receiver V2 Verilog HDL implementation For any generic FPGA. Tested with IMX219 IMX477 on Lattice Crosslink NX w…☆58Updated 8 months ago
- ULPI Link Wrapper (USB Phy Interface)☆32Updated 5 years ago
- USB serial device (CDC-ACM)☆41Updated 5 years ago
- Small (Q)SPI flash memory programmer in Verilog☆65Updated 3 years ago
- TCP/IP controlled VPI JTAG Interface.☆67Updated 9 months ago
- Xilinx virtual cable server for generic FTDI 4232H.☆59Updated last year
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆34Updated 5 years ago
- Experimental Xilinx Artix-7 driven Data Center Security Communication Module☆57Updated 2 years ago
- Verilog Repository for GIT☆33Updated 4 years ago
- Capture images/video from a Raspberry Pi Camera (MIPI CSI-2) with an FPGA☆72Updated 5 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆81Updated last year
- Ethernet MAC 10/100 Mbps☆84Updated 6 years ago
- Extensible FPGA control platform☆61Updated 2 years ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆94Updated 5 years ago
- Small footprint and configurable JESD204B core☆49Updated 3 weeks ago
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆66Updated this week
- Basic USB 1.1 Host Controller for small FPGAs☆96Updated 5 years ago
- FMC card to allow interfacing Xilinx FPGA boards with Jetson TX2 or TX1 via CSI-2 camera interface☆19Updated 2 years ago
- YPCB-00338-1P1 Hack☆71Updated 10 months ago
- Test of the USB3 IP Core from Daisho on a Xilinx device☆100Updated 6 years ago
- DisplayPort IP-core☆80Updated last month
- Antmicro's fast, vendor-neutral DMA IP in Chisel☆125Updated 5 months ago
- Nitro USB FPGA core☆86Updated last year
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆23Updated last year
- ☆36Updated 5 years ago