antmicro / lpddr4-test-boardLinks
Experimental development board interfacing Xilinx Kintex-7 FPGA with LPDDR4 SDRAM
☆39Updated last week
Alternatives and similar repositories for lpddr4-test-board
Users that are interested in lpddr4-test-board are comparing it to the libraries listed below
Sorting:
- USB Full Speed PHY☆48Updated 5 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆80Updated 3 years ago
- Basic USB-CDC device core (Verilog)☆82Updated 4 years ago
- USB serial device (CDC-ACM)☆42Updated 5 years ago
- USB 2.0 Device IP Core☆72Updated 8 years ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆96Updated 5 years ago
- Small (Q)SPI flash memory programmer in Verilog☆67Updated 3 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆82Updated last year
- TCP/IP controlled VPI JTAG Interface.☆69Updated 11 months ago
- Small footprint and configurable JESD204B core☆49Updated 2 months ago
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆95Updated last week
- MIPI CSI-2 Camera Sensor Receiver V2 Verilog HDL implementation For any generic FPGA. Tested with IMX219 IMX477 on Lattice Crosslink NX w…☆59Updated 10 months ago
- Capture images/video from a Raspberry Pi Camera (MIPI CSI-2) with an FPGA☆72Updated 5 years ago
- Xilinx virtual cable server for generic FTDI 4232H.☆59Updated last year
- Test of the USB3 IP Core from Daisho on a Xilinx device☆100Updated 6 years ago
- Experimental Xilinx Artix-7 driven Data Center Security Communication Module☆58Updated last week
- Xilinx Virtual Cable Server for Raspberry Pi☆122Updated 3 years ago
- ULPI Link Wrapper (USB Phy Interface)☆33Updated 5 years ago
- Verilog Repository for GIT☆34Updated 4 years ago
- Extensible FPGA control platform☆61Updated 2 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆97Updated 5 years ago
- USB3 PIPE interface for Xilinx 7-Series☆238Updated 3 years ago
- MIPI DSI transmitter core for Xilinx FPGAs (work in progress)☆85Updated 8 years ago
- ☆89Updated 8 years ago
- DisplayPort IP-core☆83Updated this week
- VHDL code for using Xilnx LVDS lines for MIPI CSI-2 TX protocol. For educational purposes☆76Updated 2 years ago
- Wishbone interconnect utilities☆43Updated this week
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆34Updated 5 years ago
- Ethernet MAC 10/100 Mbps☆83Updated 6 years ago
- IEEE P1735 decryptor for VHDL☆38Updated 10 years ago