antmicro / lpddr4-test-boardLinks
Experimental development board interfacing Xilinx Kintex-7 FPGA with LPDDR4 SDRAM
☆40Updated last year
Alternatives and similar repositories for lpddr4-test-board
Users that are interested in lpddr4-test-board are comparing it to the libraries listed below
Sorting:
- USB Full Speed PHY☆46Updated 5 years ago
- Basic USB-CDC device core (Verilog)☆80Updated 4 years ago
- USB serial device (CDC-ACM)☆41Updated 5 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆77Updated 2 years ago
- USB 2.0 Device IP Core☆68Updated 7 years ago
- MIPI CSI-2 Camera Sensor Receiver V2 Verilog HDL implementation For any generic FPGA. Tested with IMX219 IMX477 on Lattice Crosslink NX w…☆58Updated 7 months ago
- SPI-Flash XIP Interface (Verilog)☆45Updated 3 years ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆94Updated 5 years ago
- Small (Q)SPI flash memory programmer in Verilog☆64Updated 2 years ago
- Xilinx Virtual Cable Server for Raspberry Pi☆116Updated 3 years ago
- Xilinx virtual cable server for generic FTDI 4232H.☆59Updated last year
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆80Updated last year
- SEA-S7_gesture recognition☆17Updated 5 years ago
- Capture images/video from a Raspberry Pi Camera (MIPI CSI-2) with an FPGA☆71Updated 5 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆62Updated 6 years ago
- Experimental Xilinx Artix-7 driven Data Center Security Communication Module☆55Updated last year
- YPCB-00338-1P1 Hack☆68Updated 8 months ago
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆23Updated last year
- TCP/IP controlled VPI JTAG Interface.☆67Updated 8 months ago
- FMC card to allow interfacing Xilinx FPGA boards with Jetson TX2 or TX1 via CSI-2 camera interface☆18Updated 2 years ago
- ☆86Updated 8 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆95Updated 5 years ago
- ULPI Link Wrapper (USB Phy Interface)☆29Updated 5 years ago
- ☆36Updated 5 years ago
- It is SATA 3 host controller. Using this you can read write to sata3 sdd/hdd from your fpga logic with simple memory like interface.☆74Updated last year
- Ethernet MAC 10/100 Mbps☆84Updated 5 years ago
- Test of the USB3 IP Core from Daisho on a Xilinx device☆99Updated 5 years ago
- IEEE P1735 decryptor for VHDL☆36Updated 10 years ago
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆33Updated 5 years ago
- This is a wiki and code sharing for ZYNQ☆74Updated 9 years ago