antmicro / lpddr4-test-boardLinks
Experimental development board interfacing Xilinx Kintex-7 FPGA with LPDDR4 SDRAM
☆36Updated last year
Alternatives and similar repositories for lpddr4-test-board
Users that are interested in lpddr4-test-board are comparing it to the libraries listed below
Sorting:
- USB Full Speed PHY☆44Updated 5 years ago
- Experimental Xilinx Artix-7 driven Data Center Security Communication Module☆50Updated last year
- Basic USB-CDC device core (Verilog)☆78Updated 4 years ago
- 🐛 JTAG debug transport module (DTM) - compatible to the RISC-V debug specification.☆26Updated 2 years ago
- turbo 8051☆29Updated 7 years ago
- TCP/IP controlled VPI JTAG Interface.☆65Updated 4 months ago
- Extensible FPGA control platform☆62Updated 2 years ago
- USB serial device (CDC-ACM)☆38Updated 4 years ago
- It is SATA 3 host controller. Using this you can read write to sata3 sdd/hdd from your fpga logic with simple memory like interface.☆72Updated last year
- IEEE P1735 decryptor for VHDL☆32Updated 9 years ago
- SPI-Flash XIP Interface (Verilog)☆38Updated 3 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆90Updated 5 years ago
- USB 2.0 Device IP Core☆67Updated 7 years ago
- USB 2.0 FS Device controller IP core written in SystemVerilog☆36Updated 6 years ago
- Connecting FPGA and MCU using Ethernet RMII☆23Updated 9 years ago
- Ethernet MAC 10/100 Mbps☆27Updated 3 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆75Updated 2 years ago
- VHDL PCIe Transceiver☆28Updated 4 years ago
- Small footprint and configurable JESD204B core☆42Updated last week
- USB 1.1 Host and Function IP core☆23Updated 10 years ago
- MIPI CSI-2 Camera Sensor Receiver V2 Verilog HDL implementation For any generic FPGA. Tested with IMX219 IMX477 on Lattice Crosslink NX w…☆56Updated 3 months ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆78Updated last year
- USB 1.1 PHY☆11Updated 10 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆60Updated 6 years ago
- Small footprint and configurable SPI core☆42Updated this week
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆64Updated last week
- 🔌 Compact JTAG ("cJTAG") to 4-wire JTAG (IEEE 1149.1) bridge.☆24Updated 3 years ago
- ☆26Updated 3 years ago
- FPGA gateware and pre-build bitstreams that expose SPI over JTAG. The protocol is implemented (among others) by openocd.☆54Updated 2 years ago
- Revision Control Labs and Materials☆24Updated 7 years ago