openasic-org / xk264Links
xk264:AVC/H.264 Video Encoder IP Core (RTL)
☆48Updated 2 years ago
Alternatives and similar repositories for xk264
Users that are interested in xk264 are comparing it to the libraries listed below
Sorting:
- H265 decoder write in verilog, verified on Xilinx ZYNQ7035☆79Updated 4 years ago
- xk265:HEVC/H.265 Video Encoder IP Core (RTL)☆261Updated 2 years ago
- H264视频解码verilog实现☆85Updated 8 years ago
- ISP-Lite, VIP, MIPI-RX IP实现,测试平台为KV260+AR1335 3MP@30fps☆105Updated 2 years ago
- ☆24Updated 4 years ago
- An FPGA-based MPEG2 encoder for video compression (1920x1080 120fps). 基于FPGA的MPEG2视频编码器,可实现视频压缩。☆140Updated last year
- A hardware MJPEG encoder and RTP transmitter☆43Updated 5 years ago
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆80Updated last year
- FPGA和USB3.0桥片实现USB3.0通信☆77Updated 4 years ago
- xkDLA:XinKai Deep Learning Accelerator (RTL)☆39Updated last year
- A lightweight image converter which supports PNG, PNM, BMP, QOI, JPEG-LS, and H.265 intra-frame.☆54Updated 6 months ago
- A dual-camera based on OminiVison 5460 for GoWin GW2A-55K Combat Board☆33Updated 4 years ago
- Xilinx FPGA PCIe 保姆级教程 ——基于 PCIe XDMA IP核☆26Updated 2 years ago
- An FPGA-based QOI image compressor and decompressor in Verilog. 基于FPGA的QOI图像压缩器和解压器。☆37Updated last year
- ☆32Updated 4 years ago
- 这是使用FPGA开发CMOS的两个真实项目,之前的fpga_design仅是一个未完善的版本,同时也删除了一些与项目无关的东西☆36Updated 8 years ago
- MIPI CSI-2 Camera Sensor Receiver V2 Verilog HDL implementation For any generic FPGA. Tested with IMX219 IMX477 on Lattice Crosslink NX w…☆59Updated 9 months ago
- Verilog Code for a JPEG Decoder☆34Updated 7 years ago
- 基于verilog实现了ISP图像处理IP(Altera EP4CE6)☆21Updated 3 years ago
- ☆46Updated 2 years ago
- NBLI is a fast, better lossless image compression algorithm. The optimized version (fNBLI) can get 1.5x compression ratio, 8x faster enco…☆89Updated last year
- 这是我所开发的两个项目,包括ov5640-ddr3-usb2.0高速图像采集系统以及NOIP1SN1300A-ddr3-sdhc高速地表图像采集及存储系统☆93Updated 8 years ago
- zynqmp_cam_isp_demo linux软件项目☆21Updated 2 years ago
- VHDL code for using Xilnx LVDS lines for MIPI CSI-2 TX protocol. For educational purposes☆76Updated 2 years ago
- We are aimed at making a device for shooting real-time HDR (High Dynamic Range) video using FPGA.☆32Updated 6 years ago
- 基于Xilinx Zynq 嵌入式软硬件协同设计实战指南☆84Updated 10 years ago
- FPGA Technology Exchange Group相关文件管理☆54Updated last month
- JPEG Encoder Verilog☆78Updated 3 years ago
- ☆31Updated 6 years ago
- It is SATA 3 host controller. Using this you can read write to sata3 sdd/hdd from your fpga logic with simple memory like interface.☆75Updated last year