Use an MPSSE FTDI device as a JTAG interface in Quartus tools
☆30Feb 22, 2024Updated 2 years ago
Alternatives and similar repositories for jtag-mpsse-blaster
Users that are interested in jtag-mpsse-blaster are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Ember Communication Patterns☆11Jul 17, 2024Updated 2 years ago
- Not regularly updated clone of http://git.dpdk.org/dpdk-stable/ with the purpose to develop a new driver for corundum/mqnic (https://gith…☆16Aug 24, 2023Updated 2 years ago
- A Python to VHDL compiler☆17Apr 28, 2025Updated last year
- A SytemVerilog implementation of Cyclic Redundancy Check runs at up to Terabits per second☆20Oct 23, 2023Updated 2 years ago
- ☆59Mar 27, 2022Updated 4 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Microsoft Catapult FPGA, Catapult V3, PCIE Test Demo, On-board usb Blaster and OpenCL BSP☆68Nov 12, 2022Updated 3 years ago
- Nvidia/Mellanox Innova-2 Flex Open Programmable SmartNIC Setup and Usage Notes for XCKU15P FPGA Development☆86Updated this week
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆192Mar 10, 2024Updated 2 years ago
- CH32V305 DAPLink - USB2.0 High Speed DAPLink firmware for the WCH-LinkE☆26Jan 2, 2026Updated 6 months ago
- xkDLA：XinKai Deep Learning Accelerator (RTL)☆44Jan 15, 2024Updated 2 years ago
- ☆14Jun 12, 2024Updated 2 years ago
- PCI express simulation framework for Cocotb☆209Sep 8, 2025Updated 10 months ago
- Ethernet switch implementation written in Verilog☆66Jun 13, 2023Updated 3 years ago
- poking at openocd☆23Oct 30, 2023Updated 2 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- FPGA board-level debugging and reverse-engineering tool☆45Mar 24, 2023Updated 3 years ago
- FPGA 80186 IBM PC compatible system for Altera Cyclone IV (EP4CE15F23/EP4CE55F23)☆25Jan 15, 2022Updated 4 years ago
- A DSL for Linear Temporal Logic + Interface with Z3 for solving☆11Mar 12, 2015Updated 11 years ago
- Small footprint and configurable NVMe core.☆16Jul 14, 2026Updated 2 weeks ago
- ☆15Oct 2, 2023Updated 2 years ago
- Support of verilog language at IntelliJ products☆28Mar 15, 2019Updated 7 years ago
- UVM Python Verification Agents Library☆15Mar 18, 2021Updated 5 years ago
- 23cm NBFM transceiver☆13Jan 23, 2026Updated 6 months ago
- 10 Gigabit Ethernet MAC Core UVM Verification☆19Oct 5, 2023Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- UVM Clock and Reset Agent☆15Jun 29, 2017Updated 9 years ago
- ☆12Jul 25, 2021Updated 5 years ago
- Hardware Snappy decompressor☆12Sep 11, 2024Updated last year
- JTAG boundary scan debug & test tool.☆177Oct 28, 2024Updated last year
- Linux-capable out-of-order superscaler multicore LoongArch32 (LA32 / LA32R) processor.☆35Aug 9, 2024Updated last year
- A simple, scalable, source-synchronous, all-digital DDR link☆39Jul 16, 2026Updated last week
- A simple SystemVerilog digital phase-locked loop based (roughly) on TI's SDLA005B application note. The design includes a SystemVerilog t…☆16Aug 29, 2022Updated 3 years ago
- SOC system using verilog on FPGA devices.☆10Jan 11, 2016Updated 10 years ago
- Decentralized network framework. In development☆16Apr 28, 2026Updated 3 months ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- A Hardware MD5 Cracker for the Cyclone V SoC☆12Mar 25, 2015Updated 11 years ago
- This is Max's blog, something interesting in it.☆13Jan 1, 2023Updated 3 years ago
- USB3 PIPE interface for Xilinx 7-Series☆269Apr 3, 2026Updated 3 months ago
- 360nosc0pe Siglent SDS 1x0xX-E FPGA bitstreams☆17Aug 13, 2018Updated 7 years ago
- Use amaranth-to-litex to simply import Amaranth code into a Litex project.☆15Apr 22, 2024Updated 2 years ago
- Running Rust on the RISCV dev board "Sipeed Longan Nano"☆10Nov 17, 2019Updated 6 years ago
- 标准视频时序生成器☆10Feb 9, 2020Updated 6 years ago