Use an MPSSE FTDI device as a JTAG interface in Quartus tools
☆29Feb 22, 2024Updated 2 years ago
Alternatives and similar repositories for jtag-mpsse-blaster
Users that are interested in jtag-mpsse-blaster are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Not regularly updated clone of http://git.dpdk.org/dpdk-stable/ with the purpose to develop a new driver for corundum/mqnic (https://gith…☆16Aug 24, 2023Updated 2 years ago
- A linux PCIe driver for Altera☆11Oct 9, 2018Updated 7 years ago
- A Python to VHDL compiler☆17Apr 28, 2025Updated last year
- A SytemVerilog implementation of Cyclic Redundancy Check runs at up to Terabits per second☆19Oct 23, 2023Updated 2 years ago
- ☆55Mar 27, 2022Updated 4 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Documenting the Catapult v3 SmartNIC FPGA boards (Dragontails Peak & Longs Peak)☆191Sep 9, 2023Updated 2 years ago
- ☆39Jan 7, 2022Updated 4 years ago
- Nvidia/Mellanox Innova-2 Flex Open Programmable SmartNIC Setup and Usage Notes for XCKU15P FPGA Development☆79Mar 13, 2026Updated last month
- Collected resources and getting started with Azure PCIe FPGA device☆45Feb 24, 2025Updated last year
- CH32V305 DAPLink - USB2.0 High Speed DAPLink firmware for the WCH-LinkE☆23Jan 2, 2026Updated 4 months ago
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆189Mar 10, 2024Updated 2 years ago
- xkDLA：XinKai Deep Learning Accelerator (RTL)☆41Jan 15, 2024Updated 2 years ago
- ☆13Apr 24, 2022Updated 4 years ago
- Simple framework for building PCIe-based solutions for Altera FPGAs☆53Mar 18, 2020Updated 6 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- SpiceBind – spice inside HDL simulator☆58Jun 30, 2025Updated 10 months ago
- FPGA board-level debugging and reverse-engineering tool☆39Mar 24, 2023Updated 3 years ago
- Alibaba Cloud AS02MC04 hack☆45Mar 28, 2026Updated last month
- poking at openocd☆23Oct 30, 2023Updated 2 years ago
- A FIFO or Queue is an array of memory commonly used in hardware to transfer transfer data between two circuits with different clocks. The…☆16Nov 5, 2017Updated 8 years ago
- PCI express simulation framework for Cocotb☆203Sep 8, 2025Updated 8 months ago
- Ethernet switch implementation written in Verilog☆64Jun 13, 2023Updated 2 years ago
- FPGA 80186 IBM PC compatible system for Altera Cyclone IV (EP4CE15F23/EP4CE55F23)☆24Jan 15, 2022Updated 4 years ago
- Microsoft Catapult FPGA, Catapult V3, PCIE Test Demo, On-board usb Blaster and OpenCL BSP☆66Nov 12, 2022Updated 3 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆18May 5, 2022Updated 4 years ago
- Altera USB-Blaster-compatible programmer on Raspberry Pi Pico☆28Nov 3, 2024Updated last year
- A DSL for Linear Temporal Logic + Interface with Z3 for solving☆11Mar 12, 2015Updated 11 years ago
- ☆15Oct 2, 2023Updated 2 years ago
- Documenting Microsoft Catapult FPGA board (v2: Pikes Peak)☆50May 10, 2020Updated 5 years ago
- UVM Python Verification Agents Library☆15Mar 18, 2021Updated 5 years ago
- JTAG boundary scan debug & test tool.☆173Oct 28, 2024Updated last year
- Hardware Snappy decompressor☆11Sep 11, 2024Updated last year
- UVM Clock and Reset Agent☆15Jun 29, 2017Updated 8 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A simple, scalable, source-synchronous, all-digital DDR link☆37Apr 7, 2026Updated last month
- Linux-capable out-of-order superscaler multicore LoongArch32 (LA32 / LA32R) processor.☆34Aug 9, 2024Updated last year
- Support of verilog language at IntelliJ products☆28Mar 15, 2019Updated 7 years ago
- USB3 PIPE interface for Xilinx 7-Series☆255Apr 3, 2026Updated last month
- A simple SystemVerilog digital phase-locked loop based (roughly) on TI's SDLA005B application note. The design includes a SystemVerilog t…☆15Aug 29, 2022Updated 3 years ago
- ☆21Jun 12, 2024Updated last year
- This is Max's blog, something interesting in it.☆13Jan 1, 2023Updated 3 years ago