Use an MPSSE FTDI device as a JTAG interface in Quartus tools
☆33Feb 22, 2024Updated 2 years ago
Alternatives and similar repositories for jtag-mpsse-blaster
Users that are interested in jtag-mpsse-blaster are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Documenting the Catapult v3 SmartNIC FPGA boards (Dragontails Peak & Longs Peak)☆219Sep 9, 2023Updated 3 years ago
- ☆60Mar 27, 2022Updated 4 years ago
- A linux PCIe driver for Altera☆11Oct 9, 2018Updated 8 years ago
- A Python to VHDL compiler☆18Apr 28, 2025Updated last year
- Ember Communication Patterns☆11Jul 17, 2024Updated 2 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- FPGA experiments for the Microsoft Catapult A-2020 (MSA-2020, Intel Stratix 10 1SG280): LED/ISSP GUI, DDR4 EMIF, PCIe DMA (BAR + hip_ast)…☆15Oct 4, 2026Updated last month
- USB2 core for LiteX☆12Sep 30, 2026Updated last month
- A SytemVerilog implementation of Cyclic Redundancy Check runs at up to Terabits per second☆20Oct 23, 2023Updated 3 years ago
- ☆58Oct 30, 2021Updated 5 years ago
- Collected resources and getting started with Azure PCIe FPGA device☆57Feb 24, 2025Updated last year
- Simple framework for building PCIe-based solutions for Altera FPGAs☆52Mar 18, 2020Updated 6 years ago
- Nvidia/Mellanox Innova-2 Flex Open Programmable SmartNIC Setup and Usage Notes for XCKU15P FPGA Development☆92Jul 23, 2026Updated 3 months ago
- Alibaba Cloud AS02MC04 hack☆82Jul 17, 2026Updated 3 months ago
- YPCB-00338-1P1 Hack☆139Jan 1, 2025Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Gowin USB3.0 Device Controller IP☆18Aug 20, 2024Updated 2 years ago
- Microsoft Catapult FPGA, Catapult V3, PCIE Test Demo, On-board usb Blaster and OpenCL BSP☆68Nov 12, 2022Updated 3 years ago
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆194Mar 10, 2024Updated 2 years ago
- 国产VU13P加速卡资料☆86Mar 17, 2025Updated last year
- Wishbone SATA Controller☆28Sep 17, 2026Updated last month
- Desktop clock display with an animated digital rain effect☆18Dec 30, 2025Updated 10 months ago
- ☆13Apr 24, 2022Updated 4 years ago
- 基于seewo-sv21-rk3568开发板的openwrt自动构建项目☆14Jul 21, 2024Updated 2 years ago
- PowerPC implemented in Verilog for an FPGA.☆14Sep 12, 2024Updated 2 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- "Middleware" (infrastructure) for host-FPGA applications (e.g., accelerators)☆20Sep 26, 2024Updated 2 years ago
- Latest in the line of the E32 processors with better/generic cache placement☆10Feb 25, 2023Updated 3 years ago
- poking at openocd☆23Oct 30, 2023Updated 3 years ago
- xkDLA：XinKai Deep Learning Accelerator (RTL)☆48Jan 15, 2024Updated 2 years ago
- Ethernet switch implementation written in Verilog☆66Jun 13, 2023Updated 3 years ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆38Dec 24, 2024Updated last year
- ☆25Oct 28, 2026Updated last week
- A new sample driver for A/UX☆18Sep 28, 2022Updated 4 years ago
- PCI express simulation framework for Cocotb☆214Aug 25, 2026Updated 2 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- USB3 SuperSpeed (5Gbps) and SuperSpeedPlus (10Gbps) for FPGAs without external chip: PHY + Device Core in LiteX.☆277Updated this week
- ☆15Oct 2, 2023Updated 3 years ago
- UVM Clock and Reset Agent☆15Jun 29, 2017Updated 9 years ago
- Stand-alone fork of SP8ESA/ESP32-DATV: ESP32-C3 DVB-S2 beacon/transmitter without a PC☆14Oct 15, 2026Updated 3 weeks ago
- 23cm NBFM transceiver☆13Jan 23, 2026Updated 9 months ago
- FPGA 80186 IBM PC compatible system for Altera Cyclone IV (EP4CE15F23/EP4CE55F23)☆25Jan 15, 2022Updated 4 years ago
- A simple SystemVerilog digital phase-locked loop based (roughly) on TI's SDLA005B application note. The design includes a SystemVerilog t…☆16Aug 29, 2022Updated 4 years ago