aiminickwong / H264View external linksLinks
H264视频解码verilog实现
☆87Aug 11, 2017Updated 8 years ago
Alternatives and similar repositories for H264
Users that are interested in H264 are comparing it to the libraries listed below
Sorting:
- H265 decoder write in verilog, verified on Xilinx ZYNQ7035☆82Sep 2, 2021Updated 4 years ago
- ☆25Mar 19, 2021Updated 4 years ago
- Verilog Code for a JPEG Decoder☆34Mar 7, 2018Updated 7 years ago
- Implementation of the SHA256 Algorithm in Verilog☆38Jan 2, 2012Updated 14 years ago
- 常用Verilog模块☆20Mar 3, 2020Updated 5 years ago
- An MPEG2 video decoder, written in Verilog and implemented in an FPGA chip.☆26Apr 24, 2019Updated 6 years ago
- xkDLA：XinKai Deep Learning Accelerator (RTL)☆39Jan 15, 2024Updated 2 years ago
- Partial Verilog implimentation of a WiMAX OFDM Phy☆19May 28, 2012Updated 13 years ago
- H.264/AVC Baseline Decoder☆16Jul 17, 2014Updated 11 years ago
- xk265：HEVC/H.265 Video Encoder IP Core (RTL)☆269Apr 9, 2023Updated 2 years ago
- kintex7 ov13850 fpga mipi camera☆20Dec 2, 2025Updated 2 months ago
- ☆14May 13, 2021Updated 4 years ago
- ☆32Jan 23, 2021Updated 5 years ago
- 给定ARM Cortex-M3的软核，扩展周围的AMBA总线以及基本外设，完成在上面的汇编以及C语言的执行☆19Aug 26, 2019Updated 6 years ago
- RTL code for AXI4 Interconnect (Verilog). Supports weighted round-robin arbitration, n-channel master, 4Kb splitting, reorder transaction…☆25Mar 13, 2025Updated 11 months ago
- AES加密解密算法的Verilog实现☆69Jan 17, 2016Updated 10 years ago
- open cv software isp study☆17Nov 9, 2020Updated 5 years ago
- ☆16Apr 21, 2019Updated 6 years ago
- An FPGA-based MPEG2 encoder for video compression (1920x1080 120fps). 基于FPGA的MPEG2视频编码器，可实现视频压缩。☆142Jan 26, 2024Updated 2 years ago
- System Verilog and Emulation. Written all the five channels.☆35Mar 9, 2017Updated 8 years ago
- A hardware h264 video encoder written in VHDL. Designed to be synthesized into an FPGA. Initial testing is using Xilinx tools and FPGAs b…☆320May 16, 2021Updated 4 years ago
- ☆38Aug 12, 2015Updated 10 years ago
- LPC (Low Pin Count) interface peripheral module in pure Verilog☆17Jan 15, 2024Updated 2 years ago
- ☆92Dec 23, 2016Updated 9 years ago
- OrangePi_CedarX☆35Mar 7, 2017Updated 8 years ago
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆238Jul 16, 2023Updated 2 years ago
- ☆11Mar 10, 2023Updated 2 years ago
- JPEG Compression RTL implementation☆11Aug 19, 2017Updated 8 years ago
- Verification IP for Watchdog☆12Apr 6, 2021Updated 4 years ago
- An FPGA-based JPEG-LS encoder, which provides lossless and near-lossless image compression with high compression ratios. 基于FPGA的JPEG-LS编码…☆306Sep 18, 2024Updated last year
- SCARV: a side-channel hardened RISC-V platform☆28Jan 11, 2023Updated 3 years ago
- FPGA implementation of the 8051 Microcontroller (Verilog)☆53Sep 27, 2014Updated 11 years ago
- Implementation of Partially Parellel LDPC Code Decoder in Verilog☆15Jul 23, 2020Updated 5 years ago
- DMA core compatible with AHB3-Lite☆10Mar 30, 2019Updated 6 years ago
- ☆14May 15, 2023Updated 2 years ago
- FIR，FFT based on Verilog☆14Dec 3, 2017Updated 8 years ago
- OFDM baseband processing systerm based on IEEE 802.11a☆12Aug 3, 2020Updated 5 years ago
- ☆17Dec 21, 2020Updated 5 years ago
- High throughput JPEG decoder in Verilog for FPGA☆257Mar 5, 2022Updated 3 years ago