PyHDI / PyCoRAM

Related projects: ⓘ

• polyphony-dev / polyphony
  Polyphony is Python based High-Level Synthesis compiler.
  ☆101Updated 2 weeks ago
• nlsynth / iroha
  Intermediate Representation Of Hardware Abstraction (LLVM-ish for HLS)
  ☆35Updated 3 years ago
• aquaxis / synverll
  ☆14Updated 8 years ago
• ryuz / jelly
  Original FPGA platform
  ☆50Updated last week
• nlsynth / karuta
  Karuta HLS Compiler: High level synthesis from prototype based object oriented script language to RTL (Verilog) aiming to be useful for F…
  ☆99Updated 2 years ago
• fixstars / xg_mac
  10G Ethernet MAC implementation
  ☆21Updated 4 years ago
• vengineer-systemverilog / All-of-SystemVerilog
  みんなのSystemVerilog
  ☆19Updated 2 years ago
• pezy-computing / pzbcm
  Basic Common Modules
  ☆34Updated 2 months ago
• synthesijer / synthesijer
  ☆52Updated last month
• aquaxis / FPGAMAG18
  FPGA Magazine No.18 - RISC-V
  ☆17Updated 7 years ago
• kadomoto / poyo-v
  Open source RISC-V IP core for FPGA/ASIC design
  ☆30Updated 2 months ago
• ucb-bar / zscale
  Z-scale Microarchitectural Implementation of RV32 ISA
  ☆54Updated 7 years ago
• fixstars / ultra96_design
  Repository of HW design and SW for Ultra96 board + MIPI board
  ☆17Updated 5 years ago
• warclab / zycap
  Zynq PR Management
  ☆11Updated 8 years ago
• Kuree / kratos
  Debuggable hardware generator
  ☆66Updated last year
• ryuz / BinaryBrain
  Binary Neural Network Framework for FPGA(Differentiable LUT)
  ☆136Updated last month
• nvdla / vp_awsfpga
  Virtual Platform for AWS FPGA support
  ☆15Updated 5 years ago
• dalance / svls-vscode
  SystemVerilog language server client for Visual Studio Code
  ☆20Updated last year
• diningyo / dirv
  This is my first trial project for designing RISC-V in Chisel
  ☆17Updated 4 months ago
• taichi-ishitani / rggen
  This repository is no longer maintained. New repository is here(https://github.com/rggen/rggen).
  ☆16Updated 5 years ago
• panda5mt / KyogenRV
  The Simple 5-staged pipeline RISC-V written in chisel3 for intel FPGA.
  ☆43Updated 3 years ago
• HirokiNakahara / FPGA_lecture
  Source Codes for a lecture entitled "Parallel and Reconfigurable VLSI Computing" in Tokyo Tech.
  ☆26Updated 3 years ago
• PeterOgden / PYNQ_image
  Scripts to automate the process of building an image for the Xilinx PYNQ project. This repository is deprecated as its functionality is n…
  ☆20Updated 7 years ago
• benjmarshall / hlsclt
  A Vivado HLS Command Line Helper Tool
  ☆36Updated 2 years ago
• chiggs / oc_jpegencode
  Fork of OpenCores jpegencode with Cocotb testbench
  ☆42Updated 9 years ago
• jbush001 / PASC
  Parallel Array of Simple Cores. Multicore processor.
  ☆92Updated 5 years ago
• swetland / zynq-sandbox
  a playground for xilinx zynq fpga experiments
  ☆48Updated 5 years ago
• tkat0 / pynqmmult
  "mmult" example using SDSoC for PYNQ board
  ☆11Updated 7 years ago
• terpstra / opa
  Open Processor Architecture
  ☆26Updated 8 years ago