Real-Time Image Processing for ASIC/FGPA
☆28Feb 23, 2022Updated 4 years ago
Alternatives and similar repositories for image-processing
Users that are interested in image-processing are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Functional Verification of Physical Layer of PCI Express Gen5.0 Graduation Project Using UVM☆29Jul 17, 2025Updated 10 months ago
- Implementation of Sobel Filter in Verilog☆28Mar 10, 2017Updated 9 years ago
- 机器人使用了Xilinx的SPARTAN-6系列芯片以及ISE设计工具对机器人控制电路进行了设计和仿真，验证了电路的正确性和可靠性。同时机器人使用了温湿度传感器、人体感应传感器、超 声波传感器、震动传感器、有毒气体传感器等，可以对灾区的环境和受困人员进行多方面的检测和响应。还…☆11Nov 15, 2023Updated 2 years ago
- Python/Simulator integration using procedure calls☆10Mar 12, 2020Updated 6 years ago
- ☆16May 6, 2026Updated last month
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- MT29F128G based NAND flash controller☆10Jun 17, 2021Updated 4 years ago
- Verilog implementation of a ultrasonic radar☆20Jan 7, 2018Updated 8 years ago
- Gesture Recognition Based on ALTERA DE2-115 FPGA☆12Mar 18, 2014Updated 12 years ago
- A Verilog implementation of a hand-written digit recognition Neural Network☆11Nov 16, 2024Updated last year
- Pipelined MIPS architecture created in Verilog. Includes data forwarding and hazard detection.☆16Apr 1, 2018Updated 8 years ago
- The Subutai™ Router open hardware project sources.☆16Oct 2, 2017Updated 8 years ago
- Project where we conceptualized and designed a simple neural network accelerator, loosely based on the Eyeriss architecture, to accelerat…☆11Dec 13, 2019Updated 6 years ago
- Tensor Processing Unit implementation in Verilog☆14Mar 18, 2025Updated last year
- ☆15Jul 28, 2022Updated 3 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- The code for an FPGA softcore comparison☆11Jun 21, 2020Updated 5 years ago
- Design a median filter for a Generic RGB image.☆14Mar 6, 2019Updated 7 years ago
- Various low power labs using sky130☆13Sep 3, 2021Updated 4 years ago
- CS4362 - Hardware Description Languages. Implemented SNN on an FPGA for real-time image processing using VHDL☆25Dec 29, 2023Updated 2 years ago
- RADIX-4 SRT division☆12Oct 31, 2019Updated 6 years ago
- ☆12Feb 9, 2020Updated 6 years ago
- HDL and C source for WAVE Zynq Ultrascale+ SoC☆19Nov 16, 2021Updated 4 years ago
- AXI4-Stream FIR filter IP☆19Nov 4, 2022Updated 3 years ago
- Master AI inference, AI agent harness systems, and hardware engineering — then design a physical AI chip. That is the goal.☆176Jun 3, 2026Updated last week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Virtual Platform for AWS FPGA support☆16Oct 19, 2018Updated 7 years ago
- Extended and external tests for Verilator testing☆18May 12, 2026Updated 3 weeks ago
- Reinforcement learning on an Arduino to control an arm☆13Sep 19, 2017Updated 8 years ago
- An attempt to reverse engineer a bitstream made for an AL3-10 FPGA☆16Jan 6, 2023Updated 3 years ago
- JPEG Compression RTL implementation☆11Aug 19, 2017Updated 8 years ago
- ☆16Apr 8, 2023Updated 3 years ago
- J-core SOC for ice40 FPGA☆20Dec 8, 2019Updated 6 years ago
- Projects using the Sipeed Tang Primer FPGA development board☆16Dec 6, 2020Updated 5 years ago
- Project developed for the discipline of Heat and Mass Transfer based on the transient simulation of a 2D surface with specific initial co…☆15Jun 30, 2022Updated 3 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- unsigned Radix-2 SRT division,基2除法☆16May 12, 2015Updated 11 years ago
- UVM Python Verification Agents Library☆15Mar 18, 2021Updated 5 years ago
- Fine Tuning Model for different NLP task☆15Jan 22, 2023Updated 3 years ago
- Huffman encoder☆10Sep 8, 2013Updated 12 years ago
- ☆21May 8, 2025Updated last year
- The Verilog implementation of five-stage-pipelined MIPS CPU (Classic RISC pipeline)☆18Jul 10, 2024Updated last year
- Module giải mã và đóng gói cho các giao thức IP/TCP+UDP. Viết bằng Verilog. Đề tài thực hiện cho Đồ án thiết kế luận lý.☆13Jan 3, 2022Updated 4 years ago