Real-Time Image Processing for ASIC/FGPA
☆24Feb 23, 2022Updated 4 years ago
Alternatives and similar repositories for image-processing
Users that are interested in image-processing are comparing it to the libraries listed below
Sorting:
- IP Catalog for Raptor.☆18Dec 6, 2024Updated last year
- ☆14Mar 9, 2026Updated last week
- MT29F128G based NAND flash controller☆10Jun 17, 2021Updated 4 years ago
- Verilog implementation of a ultrasonic radar☆20Jan 7, 2018Updated 8 years ago
- Implements a simple UVM based testbench for a simple memory DUT.☆13Oct 26, 2019Updated 6 years ago
- Gesture Recognition Based on ALTERA DE2-115 FPGA☆10Mar 18, 2014Updated 12 years ago
- A Verilog implementation of a hand-written digit recognition Neural Network☆10Nov 16, 2024Updated last year
- Pipelined MIPS architecture created in Verilog. Includes data forwarding and hazard detection.☆16Apr 1, 2018Updated 7 years ago
- The Subutai™ Router open hardware project sources.☆15Oct 2, 2017Updated 8 years ago
- Tensor Processing Unit implementation in Verilog☆13Mar 18, 2025Updated last year
- Superscalar Out-of-Order NPU Design on FPGA☆12May 17, 2024Updated last year
- ☆13Jul 28, 2022Updated 3 years ago
- Single Cycle CPU using the RV32I Base Instruction set☆20Nov 5, 2025Updated 4 months ago
- Experimental breakout board for a signle 200-ball WFBGA LPDDR4 chip in SO-DIMM DDR4 form factor.☆18Dec 11, 2025Updated 3 months ago
- Various low power labs using sky130☆13Sep 3, 2021Updated 4 years ago
- RADIX-4 SRT division☆12Oct 31, 2019Updated 6 years ago
- Atom linter for Verilog/SystemVerilog, using Icarus Verilog, Slang, Verible or Verilator.☆10Jul 12, 2023Updated 2 years ago
- ☆12Feb 9, 2020Updated 6 years ago
- ☆19Dec 19, 2018Updated 7 years ago
- AXI4-Stream FIR filter IP☆19Nov 4, 2022Updated 3 years ago
- Virtual Platform for AWS FPGA support☆16Oct 19, 2018Updated 7 years ago
- Extended and external tests for Verilator testing☆17Mar 11, 2026Updated last week
- Reinforcement learning on an Arduino to control an arm☆13Sep 19, 2017Updated 8 years ago
- An attempt to reverse engineer a bitstream made for an AL3-10 FPGA☆16Jan 6, 2023Updated 3 years ago
- JPEG Compression RTL implementation☆11Aug 19, 2017Updated 8 years ago
- Resources for the book "Finite Difference Computing with Exponential Decay Models" by H. P. Langtangen☆17Apr 25, 2020Updated 5 years ago
- Projects using the Sipeed Tang Primer FPGA development board☆16Dec 6, 2020Updated 5 years ago
- A neural network built in Verilog for the DE1-SoC FPGA board for handwritten digit recognition.☆18Oct 11, 2019Updated 6 years ago
- unsigned Radix-2 SRT division,基2除法☆16May 12, 2015Updated 10 years ago
- UVM Python Verification Agents Library☆15Mar 18, 2021Updated 5 years ago
- Fine Tuning Model for different NLP task☆15Jan 22, 2023Updated 3 years ago
- Huffman encoder☆10Sep 8, 2013Updated 12 years ago
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆18Jul 21, 2020Updated 5 years ago
- ☆13Aug 22, 2022Updated 3 years ago
- A RTL-based project in Verilog that shows real-time video captured by a CMOS camera OV7670 and displayed on a monitor through VGA at 640 …☆26Mar 18, 2023Updated 3 years ago
- Module giải mã và đóng gói cho các giao thức IP/TCP+UDP. Viết bằng Verilog. Đề tài thực hiện cho Đồ án thiết kế luận lý.☆13Jan 3, 2022Updated 4 years ago
- SHA256 in (System-) Verilog / Open Source FPGA Miner☆83Mar 10, 2018Updated 8 years ago
- Implemented The UART with FIFO☆15Jul 4, 2019Updated 6 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆18Jun 22, 2021Updated 4 years ago