Alternatives and similar repositories for msgpack-vhdl

Users that are interested in msgpack-vhdl are comparing it to the libraries listed below

• Viq111 / Vivado-CI
  A simple Vivado (Verilog & VHDL) Continuous Integration tool with seamless integration to Travis-CI
  ☆23Updated 10 years ago
• fpgasystems / Centaur
  Centaur, a framework for hybrid CPU-FPGA databases
  ☆27Updated 8 years ago
• DUNE / pl-nvme
  ☆36Updated 5 years ago
• giuseppedongiovanni / nvme_comp_storage
  Computational Storage Device based on the open source project OpenSSD.
  ☆29Updated 5 years ago
• mwrnd / innova2_experiments
  Works in Progress and Experiments for the Innova-2 Flex XCKU15P-based Board
  ☆18Updated last year
• fpgasystems / erbium
  Business Rule Engine Hardware Accelerator
  ☆14Updated 5 years ago
• lewiz-support / LMAC_CORE2
  LeWiz Communications Ethernet MAC Core2 10G/5G/2.5G/1G
  ☆40Updated 2 years ago
• waviousllc / wav-slink-hw
  An Open Source Link Protocol and Controller
  ☆28Updated 4 years ago
• magro732 / OpenRIO
  Contains VHDL IP-blocks to create stand-alone RapidIO-endpoints, RapidIO-switches and RapidIO-switches with local endpoints.
  ☆32Updated 8 years ago
• Cognoscan / AxiCores
  AXI4-Compatible Verilog Cores, along with some helper modules.
  ☆17Updated 5 years ago
• wtiandong / Hardware_circular_buffer_controller
  This is a circular buffer controller used in FPGA.
  ☆34Updated 9 years ago
• pbridd / lzrw1-compression-core
  This is the repository for a verilog implementation of a lzrw1 compression core
  ☆18Updated 7 years ago
• felsabbagh3 / Vortex
  RISC-V GPGPU
  ☆35Updated 5 years ago
• esnet / esnet-fpga-library
  ESnet general-purpose FPGA design library.
  ☆14Updated last week
• enjoy-digital / liteiclink
  Small footprint and configurable Inter-Chip communication cores
  ☆66Updated last month
• RSPwFPGAs / qemu-hdl-cosim
  VM-HDL Co-Simulation for Servers with PCIe-Connected FPGAs
  ☆51Updated 4 years ago
• SLink-Protocol / S-Link
  An Open Source Link Protocol and Controller
  ☆27Updated 4 years ago
• FDU-ME-ARC / NVMeCHA
  ☆19Updated 4 years ago
• scarv / scarv-cpu
  SCARV: a side-channel hardened RISC-V platform
  ☆27Updated 2 years ago
• lnis-uofu / TIGFET-10nm-PDK
  An open source PDK using TIGFET 10nm devices.
  ☆54Updated 2 years ago
• freecores / bluespec-h264
  Bluespec H.264 Decoder
  ☆12Updated 11 years ago
• freecores / theia_gpu
  Theia: ray graphic processing unit
  ☆20Updated 11 years ago
• IBM / hdl-tools
  Facilitates building open source tools for working with hardware description languages (HDLs)
  ☆66Updated 5 years ago
• lewiz-support / LMAC_CORE1
  LMAC Core1 - Ethernet 1G/100M/10M
  ☆18Updated 2 years ago
• mcrl / NVMe
  ☆35Updated last year
• pulp-platform / bigpulp
  ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform
  ☆50Updated 3 years ago
• alexforencich / xfcp
  Extensible FPGA control platform
  ☆61Updated 2 years ago
• strezh / XPDMA
  PCIe DMA Subsystem based on Xilinx XAPP1171
  ☆48Updated 2 years ago
• AlSaqr-platform / he-soc
  ☆32Updated 3 weeks ago
• ATaylorCEngFIET / Vitis_Hero
  ☆29Updated 3 years ago