VP-Vibes / VPV-Peripherals
Library of example SystemC/TLM peripherals for various SoCs based on the SCS library
☆12Updated last month
Related projects ⓘ
Alternatives and complementary repositories for VPV-Peripherals
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆24Updated last month
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆32Updated last year
- A collection of tools for working with Chisel-generated hardware in SystemC☆16Updated 5 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆59Updated 3 years ago
- SCARV: a side-channel hardened RISC-V platform☆24Updated last year
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆49Updated last month
- Procyon is the brightest star in the constellation of Canis Minor. But it's also the name of my RISC-V out-of-order processor.☆12Updated last year
- Example of a Virtual Platform implemented with Modern C++(14) and SystemC TLM-2.0☆24Updated 2 years ago
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆25Updated 4 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆39Updated 4 years ago
- Backup: Library implementing a C TLM-2 style to bridge C models to SystemC TLM-2.0 (C++) from GreenSocs (https://git.greensocs.com/tlm/tl…☆16Updated 6 years ago
- Hardware Formal Verification☆15Updated 4 years ago
- Explore the behavior SystemC kernel event-driven simulator (aka "the engine")☆11Updated 10 months ago
- An OpenRISC 1000 multi-core virtual platform based on SystemC/TLM☆9Updated last year
- Archives of SystemC from The Ground Up Book Exercises☆28Updated 2 years ago
- RISC-V Virtual Prototype☆36Updated 3 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆19Updated this week
- SystemC Configuration, Control and Inspection (CCI)☆12Updated 4 months ago
- LIS Network-on-Chip Implementation☆29Updated 8 years ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆52Updated 4 years ago
- A header only C++11 library for functional coverage☆36Updated 2 years ago
- Constrained RAndom Verification Enviroment (CRAVE)☆16Updated 11 months ago
- Collection of test cases for Yosys☆17Updated 2 years ago
- PCI Express controller model☆45Updated 2 years ago
- SystemVerilog Functional Coverage for RISC-V ISA☆22Updated last month
- Development of a Network on Chip Simulation using SystemC.☆31Updated 7 years ago
- RISC-V soft-core PEs for TaPaSCo☆15Updated 5 months ago
- This document adopts the method from the XAPP1230 for doing readback capture on Xilinx UltraScale devices and shows how to migrate the sa…☆14Updated 5 years ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆30Updated 3 years ago
- DUTH RISC-V Superscalar Microprocessor☆28Updated 3 weeks ago