VP-Vibes / VPV-Peripherals
Library of example SystemC/TLM peripherals for various SoCs based on the SCS library
☆12Updated 3 weeks ago
Alternatives and similar repositories for VPV-Peripherals:
Users that are interested in VPV-Peripherals are comparing it to the libraries listed below
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆28Updated this week
- A collection of tools for working with Chisel-generated hardware in SystemC☆16Updated 5 years ago
- Example of a Virtual Platform implemented with Modern C++(14) and SystemC TLM-2.0☆24Updated 2 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆40Updated 4 years ago
- LIS Network-on-Chip Implementation☆29Updated 8 years ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆32Updated last year
- Constrained RAndom Verification Enviroment (CRAVE)☆17Updated last year
- An OpenRISC 1000 multi-core virtual platform based on SystemC/TLM☆10Updated last year
- Backup: Library implementing a C TLM-2 style to bridge C models to SystemC TLM-2.0 (C++) from GreenSocs (https://git.greensocs.com/tlm/tl…☆17Updated 6 years ago
- RISC-V Virtual Prototype☆40Updated 3 years ago
- SystemVerilog Functional Coverage for RISC-V ISA☆25Updated 4 months ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆63Updated last week
- Archives of SystemC from The Ground Up Book Exercises☆30Updated 2 years ago
- Hardware Formal Verification☆15Updated 4 years ago
- Embecosm Software Package 1: Example SystemC loosely timed TLM 2.0 models☆16Updated 11 years ago
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆55Updated this week
- DUTH RISC-V Superscalar Microprocessor☆30Updated 4 months ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆48Updated 7 years ago
- Explore the behavior SystemC kernel event-driven simulator (aka "the engine")☆11Updated last year
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆79Updated 4 months ago
- Mirror of tachyon-da cvc Verilog simulator☆40Updated last year
- Wavious DDR (WDDR) Physical interface (PHY) Software☆19Updated 3 years ago
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆26Updated 4 years ago
- A SystemC + DRAMSim2 simulator for exploring the SpMV hardware accelerator design space.☆14Updated 10 years ago
- ☆23Updated last month
- SCARV: a side-channel hardened RISC-V platform☆24Updated 2 years ago
- ASIC Design of the openSPARC Floating Point Unit☆13Updated 7 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆20Updated last week
- Pulp virtual platform☆23Updated 2 years ago
- Verilog Modules and Python Scripts for Creating IP Core Build Directories☆29Updated last year