hlslibs / ac_mathLinks
Algorithmic C Math Library
☆65Updated 4 months ago
Alternatives and similar repositories for ac_math
Users that are interested in ac_math are comparing it to the libraries listed below
Sorting:
- Tutorials on HLS Design☆52Updated 5 years ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆54Updated 7 years ago
- Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)☆43Updated 3 weeks ago
- Algorithmic C Datatypes☆129Updated 4 months ago
- A SystemC productivity library: https://minres.github.io/SystemC-Components/☆117Updated last week
- Open Source PHY v2☆31Updated last year
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆88Updated last year
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆36Updated 2 years ago
- RISC-V Virtual Prototype☆44Updated 4 years ago
- Algorithmic C Machine Learning Library☆26Updated 9 months ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆72Updated 9 months ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆67Updated 7 months ago
- Example code for Modern SystemC using Modern C++☆65Updated 2 years ago
- PDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications☆43Updated 2 years ago
- Algorithmic C Digital Signal Processing (DSP) Library☆52Updated 4 months ago
- An open source high level synthesis (HLS) tool built on top of LLVM☆125Updated last year
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆27Updated 2 weeks ago
- Public repository for PySysC, (From SC Common Practices Subgroup)☆54Updated last year
- Universal number Posit HDL Arithmetic Architecture generator☆64Updated 6 years ago
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆108Updated 2 years ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆85Updated 4 years ago
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆75Updated 2 months ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago
- PCI Express controller model☆66Updated 3 years ago
- Learn systemC with examples☆121Updated 2 years ago
- SpinalHDL Hardware Math Library☆91Updated last year
- Basic floating-point components for RISC-V processors☆66Updated 5 years ago
- The PULP RI5CY core modified for Verilator modeling and as a GDB server.☆25Updated 6 years ago
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆63Updated last month