Algorithmic C Math Library
☆67May 19, 2026Updated last month
Alternatives and similar repositories for ac_math
Users that are interested in ac_math are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Algorithmic C Digital Signal Processing (DSP) Library☆53May 19, 2026Updated last month
- Algorithmic C Datatypes☆138May 19, 2026Updated last month
- Interconnect Prototyping Assistant (IPA) is an interconnect modeling and generation framework built atop [MatchLib] (https://github.com/N…☆15Aug 20, 2024Updated last year
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Feb 17, 2021Updated 5 years ago
- ☆12Jan 7, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)☆43May 19, 2026Updated last month
- An Open Source Link Protocol and Controller☆29Jul 26, 2021Updated 4 years ago
- photonSDI - an open source SDI core☆11May 26, 2021Updated 5 years ago
- Sphinx domain to allow integration of Verilog / SystemVerilog documentation into Sphinx.☆27Mar 1, 2021Updated 5 years ago
- Tutorials on HLS Design☆51Jan 16, 2020Updated 6 years ago
- BitGPU is a GPU approach to solve the bitwidth optimization problem in FPGA datapaths.☆11Feb 10, 2017Updated 9 years ago
- ☆17Jun 5, 2024Updated 2 years ago
- Finding the bacteria in rotting FPGA designs.☆14Dec 28, 2020Updated 5 years ago
- an sata controller using smallest resource.☆17Feb 5, 2014Updated 12 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- A header only C++11 library for functional coverage☆35Oct 5, 2022Updated 3 years ago
- Intel Compiler for SystemC☆30Jun 1, 2023Updated 3 years ago
- AXI4 with a FIFO integrated with VIP☆25Feb 29, 2024Updated 2 years ago
- Public repository for PySysC, (From SC Common Practices Subgroup)☆55Dec 26, 2023Updated 2 years ago
- SYCL for Vitis: Experimental fusion of triSYCL with Intel SYCL oneAPI DPC++ up-streaming effort into Clang/LLVM☆124Nov 4, 2024Updated last year
- Designing Relocatable FPGA Partitions with Vivado Design Suite☆10Apr 20, 2018Updated 8 years ago
- Convolutional Channel Features + Online boosting-based person identification for mobile robots☆12Jun 25, 2021Updated 5 years ago
- SDI interface board for the apertus° AXIOM beta camera☆13Jan 19, 2019Updated 7 years ago
- Xilinx Modifications to Halide☆13May 3, 2021Updated 5 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- ☆28Mar 17, 2026Updated 3 months ago
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆299Oct 30, 2025Updated 8 months ago
- CES VHDL utility library, with packages, memories, FIFOs, Clock Domain Crossing and more useful VHDL modules☆11Jan 17, 2022Updated 4 years ago
- Xilinx Unisim Library in Verilog☆91Jul 22, 2020Updated 5 years ago
- VHDL-2008 Support Library☆62Oct 11, 2016Updated 9 years ago
- IP-XACT XML binding library☆16Jun 23, 2016Updated 10 years ago
- Algorithmic C Machine Learning Library☆29May 19, 2026Updated last month
- Languages, Tools, and Techniques for Accelerator Design☆33Nov 2, 2021Updated 4 years ago
- SoC for muntjac☆13Jun 18, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- HDL symbol generator☆204Feb 2, 2023Updated 3 years ago
- CRsAE (constrained recurrent sparse autoencoder)☆16Jun 10, 2026Updated 3 weeks ago
- Vitis HLS LLVM source code and examples☆410Sep 30, 2025Updated 9 months ago
- Live demo of hls4ml on embedded platforms such as the Pynq-Z2☆13Aug 23, 2024Updated last year
- MaxEVA: Maximizing the Efficiency of Matrix Multiplication on Versal AI Engine (accepted as full paper at FPT'23)☆22Apr 17, 2024Updated 2 years ago
- Simple single-port AXI memory interface☆50Jun 7, 2024Updated 2 years ago
- An open source high level synthesis (HLS) tool built on top of LLVM☆130Jun 11, 2024Updated 2 years ago