Algorithmic C Math Library
☆68Oct 13, 2026Updated 3 weeks ago
Alternatives and similar repositories for ac_math
Users that are interested in ac_math are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Algorithmic C Digital Signal Processing (DSP) Library☆54Oct 13, 2026Updated 3 weeks ago
- Algorithmic C Datatypes☆142Oct 13, 2026Updated 3 weeks ago
- A header only C++11 library for functional coverage☆35Oct 7, 2026Updated last month
- Interconnect Prototyping Assistant (IPA) is an interconnect modeling and generation framework built atop [MatchLib] (https://github.com/N…☆15Aug 20, 2024Updated 2 years ago
- A tool for modeling FSMs by VHDL or Verilog☆15Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Benchmarks, testbenches, and transformed codes for high-level synthesis research☆14Aug 18, 2017Updated 9 years ago
- TLUT tool flow for parameterised configurations for FPGAs☆17Aug 5, 2024Updated 2 years ago
- my cpp implementation of True-Motion Estimation with 3-D Recursive Search Block Matching☆10Aug 2, 2018Updated 8 years ago
- Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)☆43Oct 13, 2026Updated 3 weeks ago
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Feb 17, 2021Updated 5 years ago
- IP-XACT XML binding library☆17Jun 23, 2016Updated 10 years ago
- OpenFPGA☆34Mar 12, 2018Updated 8 years ago
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆303Sep 2, 2026Updated 2 months ago
- Sphinx domain to allow integration of Verilog / SystemVerilog documentation into Sphinx.☆27Mar 1, 2021Updated 5 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Simple demo showing how to use the ping pong FIFO☆17May 2, 2016Updated 10 years ago
- Intel Compiler for SystemC☆31Jun 1, 2023Updated 3 years ago
- Tutorials on HLS Design☆51Jan 16, 2020Updated 6 years ago
- A tool for creating HDL-Schematics☆10Updated this week
- Public repository for PySysC, (From SC Common Practices Subgroup)☆56Dec 26, 2023Updated 2 years ago
- BitGPU is a GPU approach to solve the bitwidth optimization problem in FPGA datapaths.☆11Feb 10, 2017Updated 9 years ago
- ☆13Jul 24, 2026Updated 3 months ago
- Constrained RAndom Verification Enviroment (CRAVE)☆20Aug 26, 2026Updated 2 months ago
- Algorithmic C Machine Learning Library☆29Oct 13, 2026Updated 3 weeks ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- native Verilog pcap, littletoe, bcd, xml and hash modules, with Icarus testbenches☆47Nov 24, 2014Updated 11 years ago
- FPGA Development toolset☆20Jun 15, 2017Updated 9 years ago
- ☆39Oct 22, 2026Updated 2 weeks ago
- VHDL library of high abstraction level synthesizable mathematical functions for multiplication, division and sin/cos functionalities and …☆25Oct 16, 2026Updated 3 weeks ago
- A JSON library implemented in VHDL.☆87Jul 13, 2026Updated 3 months ago
- photonSDI - an open source SDI core☆11May 26, 2021Updated 5 years ago
- random stuff for my hack with FPGAs☆11May 4, 2016Updated 10 years ago
- The Shang high-level synthesis framework☆120May 29, 2014Updated 12 years ago
- Doxygen with verilog support☆40Mar 15, 2019Updated 7 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Finding the bacteria in rotting FPGA designs.☆14Dec 28, 2020Updated 5 years ago
- A tool to convert Verilog RTL file generated from Xilinx Vivado HLS to an equivalent C Code.☆12Jun 16, 2021Updated 5 years ago
- ☆147Feb 16, 2026Updated 8 months ago
- This repository contains the artifacts for the MLSys 2026 paper AgenticCache.☆13Apr 22, 2026Updated 6 months ago
- An open source high level synthesis (HLS) tool built on top of LLVM☆130Jun 11, 2024Updated 2 years ago
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆344Jan 20, 2025Updated last year
- This tool translates synthesizable SystemC code to synthesizable SystemVerilog.☆321Updated this week