hlslibs / ac_mathLinks
Algorithmic C Math Library
☆65Updated 5 months ago
Alternatives and similar repositories for ac_math
Users that are interested in ac_math are comparing it to the libraries listed below
Sorting:
- Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)☆43Updated last month
- Tutorials on HLS Design☆52Updated 5 years ago
- Algorithmic C Datatypes☆131Updated 5 months ago
- Example code for Modern SystemC using Modern C++☆67Updated 2 years ago
- Open Source PHY v2☆31Updated last year
- Algorithmic C Digital Signal Processing (DSP) Library☆52Updated 5 months ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆88Updated last year
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- A SystemC productivity library: https://minres.github.io/SystemC-Components/☆121Updated last week
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆54Updated 7 years ago
- Learn systemC with examples☆123Updated 2 years ago
- Open-Source HLS Examples for Microchip FPGAs☆48Updated 3 months ago
- ☆34Updated 2 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆67Updated 8 months ago
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆63Updated 2 months ago
- An open source high level synthesis (HLS) tool built on top of LLVM☆125Updated last year
- Next generation CGRA generator☆115Updated last week
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆72Updated 10 months ago
- Public repository for PySysC, (From SC Common Practices Subgroup)☆53Updated last year
- PCI Express controller model☆68Updated 3 years ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆86Updated 4 years ago
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆76Updated 3 months ago
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆109Updated 2 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆115Updated last year
- The PULP RI5CY core modified for Verilator modeling and as a GDB server.☆25Updated 6 years ago
- Synthesizable real number library in SystemVerilog, supporting both fixed- and floating-point formats☆48Updated 4 years ago
- Verilog Content Addressable Memory Module☆114Updated 3 years ago
- A repository for SystemC Learning examples☆71Updated 3 years ago
- Algorithmic C Machine Learning Library☆26Updated 10 months ago