Algorithmic C Math Library
☆67Jan 6, 2026Updated last month
Alternatives and similar repositories for ac_math
Users that are interested in ac_math are comparing it to the libraries listed below
Sorting:
- Algorithmic C Digital Signal Processing (DSP) Library☆52Jan 6, 2026Updated last month
- Algorithmic C Datatypes☆135Jan 6, 2026Updated last month
- TLUT tool flow for parameterised configurations for FPGAs☆16Aug 5, 2024Updated last year
- ☆12Jan 7, 2023Updated 3 years ago
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Feb 17, 2021Updated 5 years ago
- An Open Source Link Protocol and Controller☆29Jul 26, 2021Updated 4 years ago
- CES VHDL utility library, with packages, memories, FIFOs, Clock Domain Crossing and more useful VHDL modules☆11Jan 17, 2022Updated 4 years ago
- An MLIR-based compiler from C/C++ to AMD-Xilinx Versal AIE☆17Aug 5, 2022Updated 3 years ago
- Simple single-port AXI memory interface☆49Jun 7, 2024Updated last year
- ☆10Jan 15, 2023Updated 3 years ago
- photonSDI - an open source SDI core☆10May 26, 2021Updated 4 years ago
- an sata controller using smallest resource.☆17Feb 5, 2014Updated 12 years ago
- GSI Timing Gateware and Tools☆14Feb 25, 2026Updated last week
- Intel Compiler for SystemC☆29Jun 1, 2023Updated 2 years ago
- Public repository for PySysC, (From SC Common Practices Subgroup)☆54Dec 26, 2023Updated 2 years ago
- SoC for muntjac☆13Jun 18, 2025Updated 8 months ago
- Designing Relocatable FPGA Partitions with Vivado Design Suite☆10Apr 20, 2018Updated 7 years ago
- Picorv32 SoC that uses only BRAM, not flash memory☆13Nov 27, 2018Updated 7 years ago
- A collection of URLs related to High Level Synthesis (HLS).☆13Jun 26, 2021Updated 4 years ago
- BitGPU is a GPU approach to solve the bitwidth optimization problem in FPGA datapaths.☆11Feb 10, 2017Updated 9 years ago
- ☆29May 5, 2022Updated 3 years ago
- Interconnect Prototyping Assistant (IPA) is an interconnect modeling and generation framework built atop [MatchLib] (https://github.com/N…☆14Aug 20, 2024Updated last year
- Tutorials on HLS Design☆51Jan 16, 2020Updated 6 years ago
- DSP by FPGA☆15Sep 12, 2023Updated 2 years ago
- FPGA for uSDR☆20Feb 22, 2026Updated last week
- SDI interface board for the apertus° AXIOM beta camera☆13Jan 19, 2019Updated 7 years ago
- DASS HLS Compiler☆29Oct 4, 2023Updated 2 years ago
- Xilinx Modifications to Halide☆13May 3, 2021Updated 4 years ago
- ☆17Jun 5, 2024Updated last year
- Common SystemVerilog RTL modules for RgGen☆16Feb 5, 2026Updated last month
- ZPU Evo(lution), an enhanced ZPU microprocessor design in VHDL to embed within an FPGA including SoC functionality. Project currently use…☆15Sep 4, 2022Updated 3 years ago
- ☆12Jul 20, 2022Updated 3 years ago
- Benchmarks, testbenches, and transformed codes for high-level synthesis research☆13Aug 18, 2017Updated 8 years ago
- 🕒 Static Timing Analysis diagram renderer☆13Dec 13, 2023Updated 2 years ago
- Finding the bacteria in rotting FPGA designs.☆14Dec 28, 2020Updated 5 years ago
- VHDL-2008 Support Library☆59Oct 11, 2016Updated 9 years ago
- ☆18Sep 16, 2020Updated 5 years ago
- IP-XACT XML binding library☆16Jun 23, 2016Updated 9 years ago
- HDL and C source for WAVE Zynq Ultrascale+ SoC☆19Nov 16, 2021Updated 4 years ago