hlslibs / ac_mathLinks
Algorithmic C Math Library
☆62Updated 2 weeks ago
Alternatives and similar repositories for ac_math
Users that are interested in ac_math are comparing it to the libraries listed below
Sorting:
- Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)☆38Updated 2 weeks ago
- Algorithmic C Datatypes☆123Updated 2 weeks ago
- Tutorials on HLS Design☆51Updated 5 years ago
- Algorithmic C Digital Signal Processing (DSP) Library☆49Updated 2 weeks ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 4 years ago
- ☆46Updated last year
- PACoGen: Posit Arithmetic Core Generator☆72Updated 5 years ago
- Example of a Virtual Platform implemented with Modern C++(14) and SystemC TLM-2.0☆25Updated 2 years ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆53Updated 6 years ago
- HLS for Networks-on-Chip☆34Updated 4 years ago
- Algorithmic C Machine Learning Library☆23Updated 5 months ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆82Updated 7 months ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆65Updated 3 months ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- Tutorial for integrating PyMTL and Vivado HLS☆18Updated 9 years ago
- PDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications☆40Updated 2 years ago
- Template for projects using the Hwacha data-parallel accelerator☆34Updated 4 years ago
- Hot & Spicy tool suite☆23Updated 3 years ago
- FGPU is a soft GPU architecture general purpose computing☆57Updated 4 years ago
- Open-Source HLS Examples for Microchip FPGAs☆44Updated last week
- ☆58Updated 4 years ago
- Universal number Posit HDL Arithmetic Architecture generator☆60Updated 5 years ago
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆66Updated 7 years ago
- RISC-V ISA based 32-bit processor written in HLS☆17Updated 5 years ago
- A Vivado HLS Command Line Helper Tool☆36Updated 3 years ago
- A Synthesizable implementation of H.264 Video Decoding☆32Updated 9 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 5 years ago
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆33Updated 6 years ago
- Caffe to VHDL☆67Updated 4 years ago