hlslibs / ac_math
Algorithmic C Math Library
☆62Updated 4 months ago
Alternatives and similar repositories for ac_math:
Users that are interested in ac_math are comparing it to the libraries listed below
- Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)☆38Updated 8 months ago
- Algorithmic C Digital Signal Processing (DSP) Library☆49Updated 4 months ago
- Algorithmic C Datatypes☆122Updated 4 months ago
- Tutorials on HLS Design☆51Updated 5 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆25Updated 4 years ago
- Algorithmic C Machine Learning Library☆23Updated 4 months ago
- ☆46Updated last year
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆82Updated 7 months ago
- Open-Source HLS Examples for Microchip FPGAs☆44Updated 2 weeks ago
- HLS for Networks-on-Chip☆34Updated 4 years ago
- Example of a Virtual Platform implemented with Modern C++(14) and SystemC TLM-2.0☆24Updated 2 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆65Updated 2 months ago
- An open source high level synthesis (HLS) tool built on top of LLVM☆120Updated 10 months ago
- A SystemC productivity library: https://minres.github.io/SystemC-Components/☆103Updated this week
- ☆44Updated 5 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆83Updated 4 years ago
- FGPU is a soft GPU architecture general purpose computing☆57Updated 4 years ago
- A library and command-line tool for querying a Verilog netlist.☆26Updated 2 years ago
- A header only C++11 library for functional coverage☆36Updated 2 years ago
- Example code for Modern SystemC using Modern C++☆61Updated 2 years ago
- FPGA implementation of deflate (de)compress RFC 1950/1951☆60Updated 6 years ago
- Public repository for PySysC, (From SC Common Practices Subgroup)☆51Updated last year
- A Vivado HLS Command Line Helper Tool☆36Updated 3 years ago
- Open Source PHY v2☆28Updated last year
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆55Updated 2 weeks ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆51Updated 6 years ago
- ideas and eda software for vlsi design☆50Updated this week
- Benchmarks for Yosys development☆24Updated 5 years ago