hlslibs / ac_math
Algorithmic C Math Library
☆58Updated 2 months ago
Related projects ⓘ
Alternatives and complementary repositories for ac_math
- Algorithmic C Datatypes☆116Updated 2 months ago
- Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)☆36Updated 2 months ago
- Tutorials on HLS Design☆49Updated 4 years ago
- ☆42Updated 3 years ago
- Algorithmic C Digital Signal Processing (DSP) Library☆47Updated 2 months ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆51Updated 6 years ago
- Example of a Virtual Platform implemented with Modern C++(14) and SystemC TLM-2.0☆24Updated 2 years ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆79Updated last month
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆59Updated 3 years ago
- A SystemC productivity library: https://minres.github.io/SystemC-Components/☆94Updated this week
- Universal number Posit HDL Arithmetic Architecture generator☆52Updated 5 years ago
- Hot & Spicy tool suite☆23Updated 2 years ago
- HLS for Networks-on-Chip☆31Updated 3 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Updated 2 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆24Updated 4 years ago
- Facilitates building open source tools for working with hardware description languages (HDLs)☆62Updated 4 years ago
- Example code for Modern SystemC using Modern C++☆58Updated 2 years ago
- Next generation CGRA generator☆106Updated this week
- ☆39Updated 4 years ago
- Open Source PHY v2☆25Updated 6 months ago
- Generic AXI interconnect fabric☆13Updated 10 years ago
- ☆46Updated 11 months ago
- Generic FIFO implementation with optional FWFT☆54Updated 4 years ago
- ☆17Updated 2 years ago
- This store contains Configurable Example Designs.☆42Updated this week
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆85Updated last year
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆47Updated 4 years ago
- ☆37Updated 5 years ago