silicontalks01 / OpenDLA
A discussion group on Open Source Deep Learning Accelerator, with technical reports and potential hardware/software issues.
☆15Updated 7 years ago
Alternatives and similar repositories for OpenDLA
Users that are interested in OpenDLA are comparing it to the libraries listed below
Sorting:
- openHMC - an open source Hybrid Memory Cube Controller☆48Updated 9 years ago
- A discussion group on Open Source Deep Learning Accelerator, with technical reports and potential hardware/software issues.☆143Updated 7 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 4 years ago
- Basic floating-point components for RISC-V processors☆65Updated 5 years ago
- ☆65Updated 3 years ago
- SoCRocket - Core Repository☆35Updated 8 years ago
- This repo is for ECE44x (Fall2015-Spring2016)☆20Updated 7 years ago
- EE 260 Winter 2017: Advanced VLSI Design☆62Updated 8 years ago
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆33Updated 6 years ago
- CNN accelerator☆27Updated 7 years ago
- ☆40Updated 6 years ago
- ☆87Updated 2 years ago
- ☆66Updated 2 years ago
- round robin arbiter☆73Updated 10 years ago
- Generic AXI interconnect fabric☆13Updated 10 years ago
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆27Updated 4 years ago
- Common SystemVerilog package used by all RoaLogic IP with AMBA AHB3-Lite interfaces☆17Updated last year
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆56Updated 2 months ago
- AXI3 Bus Functional Models (Initiator & Target)☆28Updated 2 years ago
- A look ahead, round-robing parametrized arbiter written in Verilog.☆42Updated 4 years ago
- A SystemC productivity library: https://minres.github.io/SystemC-Components/☆103Updated last week
- Updated version of the XUP Workshops☆18Updated 6 years ago
- Project repo for the POSH on-chip network generator☆45Updated last month
- Tutorials on HLS Design☆51Updated 5 years ago
- Template for projects using the Hwacha data-parallel accelerator☆34Updated 4 years ago
- This is the repository for the IEEE version of the book☆58Updated 4 years ago
- Connecting SystemC with SystemVerilog☆41Updated 13 years ago
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆42Updated 4 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆62Updated last year
- Generic FIFO implementation with optional FWFT☆57Updated 4 years ago