silicontalks01 / OpenDLA
A discussion group on Open Source Deep Learning Accelerator, with technical reports and potential hardware/software issues.
☆15Updated 6 years ago
Related projects: ⓘ
- ☆65Updated last year
- openHMC - an open source Hybrid Memory Cube Controller☆44Updated 8 years ago
- ☆42Updated 2 years ago
- Template for projects using the Hwacha data-parallel accelerator☆34Updated 3 years ago
- Basic floating-point components for RISC-V processors☆62Updated 4 years ago
- Generic FIFO implementation with optional FWFT☆53Updated 4 years ago
- ☆15Updated this week
- ☆84Updated last year
- Public release☆45Updated 5 years ago
- ☆21Updated this week
- A look ahead, round-robing parametrized arbiter written in Verilog.☆40Updated 4 years ago
- For pre-silicon developers of RISC-V systems, riscv-vip is a SystemVerilog project that helps with pre-si verification and debug☆53Updated 3 years ago
- SoCRocket - Core Repository☆32Updated 7 years ago
- Connecting SystemC with SystemVerilog☆35Updated 12 years ago
- Verilog Content Addressable Memory Module☆100Updated 2 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆38Updated 4 years ago
- Support for Rocket Chip on Zynq FPGAs☆39Updated 5 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆26Updated last year
- ☆63Updated 2 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆43Updated 3 months ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆80Updated 3 years ago
- round robin arbiter☆66Updated 10 years ago
- Python FIR Filter Package for Xilinx Pynq Board☆29Updated 6 years ago
- Modular SRAM-based 2D hierarchical-search Binary Content Addressable Memory (2D-BCAM)☆18Updated 9 years ago
- ☆10Updated this week
- DEPRECATED. Please use Chipyard (https://github.com/ucb-bar/chipyard) to build BOOM☆35Updated 4 years ago
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆41Updated 3 years ago
- Archives of SystemC from The Ground Up Book Exercises☆27Updated last year
- Common SystemVerilog package used by all RoaLogic IP with AMBA AHB3-Lite interfaces☆15Updated 4 months ago