Alternatives and similar repositories for Violet

Users that are interested in Violet are comparing it to the libraries listed below

• skyzh / mips-simulator
  💻 A 5-stage pipeline MIPS CPU design in Haskell.
  ☆36Updated 5 years ago
• dramforever / ixayoi
  (WIP) A relatively simple pipelined RISC-V core, written in Bluespec SystemVerilog
  ☆12Updated 4 years ago
• imkiva / valheim
  Just for fun riscv64 emulator, which boots the Linux.
  ☆41Updated 3 years ago
• POETSII / tinsel
  Manythread RISC-V overlay for FPGA clusters
  ☆39Updated 4 months ago
• rustcc / GEFS
  Game Engine From Scratch -- Rust China Conference 2020 topic by LemonHX and his team.
  ☆14Updated 5 years ago
• memoryleak47 / slotted-egraphs
  ☆38Updated 2 weeks ago
• elliottt / easy-smt
  Easy SMT solver interaction
  ☆34Updated this week
• pku-minic / first-step-rs
  Take your first step in writing a compiler. Implemented in Rust.
  ☆16Updated 2 years ago
• dramforever / finlog
  Compiling finite generators to digital logic. WIP
  ☆13Updated 5 years ago
• bollu / lz
  A minimal in MLIR dialect along the lines of STG to represent laziness.
  ☆16Updated 4 years ago
• z4yx / vivado-docker
  Dockerfile with Vivado for CI
  ☆27Updated 5 years ago
• MarisaKirisame / MemoryBalancer
  ☆23Updated 2 years ago
• Inokinoki / softfpu-rs
  A WIP Float32 soft FPU implementation
  ☆22Updated 4 years ago
• rcore-os / x86-smpboot
  Booting multi-processors on x86 bare-metal.
  ☆12Updated 3 years ago
• trackoor / AwesomePL
  A Collection of Papers & Notes in Programming Language & Formal Verification
  ☆17Updated 3 years ago
• vegaluisjose / reticle
  ☆40Updated 4 years ago
• rcore-os / aCore
  Asynchronous OS kernel written in Rust.
  ☆32Updated 5 years ago
• djg / verilated-rs
  Verilator Porcelain
  ☆49Updated 2 years ago
• nbdd0121 / r2vm
  Rust RISC-V Virtual Machine
  ☆113Updated 5 months ago
• dramforever / opensbi-h
  [No longer active] A fork of OpenSBI, with software-emulated hypervisor extension support
  ☆42Updated 5 months ago
• adamwalker / clash-riscv
  A RiscV processor implementing the RV32I instruction set written in Clash
  ☆56Updated 7 years ago
• xen0n / larva
  PoC LoongArch - RISC-V emulator
  ☆33Updated 2 years ago
• clash-lang / clash-starters
  Projects to get started with Clash
  ☆32Updated 3 weeks ago
• rcore-os / rcore-user
  User programs for rCore OS
  ☆19Updated 3 years ago
• blarney-lang / blarney
  Haskell library for hardware description
  ☆106Updated 5 months ago
• SkiFire13 / typst-prooftree
  Prooftrees for Typst - Inspired by Latex's bussproofs
  ☆20Updated last year
• fabianschuiki / llhd-sim
  The LLHD reference simulator.
  ☆39Updated 5 years ago
• rems-project / sail-arm
  Sail version of Arm ISA definition, currently for Armv9.3-A, and with the previous Sail Armv8.5-A model
  ☆92Updated last month
• PrincetonUniversity / DeepSpecDB
  ☆28Updated 2 months ago
• SchrodingerZhu / VNMCC
  Very Naive MIPS CPU using Clash
  ☆29Updated 4 years ago