Alternatives and similar repositories for Violet

Users that are interested in Violet are comparing it to the libraries listed below

• imkiva / valheim
  Just for fun riscv64 emulator, which boots the Linux.
  ☆41Updated 3 years ago
• dramforever / ixayoi
  (WIP) A relatively simple pipelined RISC-V core, written in Bluespec SystemVerilog
  ☆12Updated 4 years ago
• rustcc / GEFS
  Game Engine From Scratch -- Rust China Conference 2020 topic by LemonHX and his team.
  ☆14Updated 5 years ago
• skyzh / mips-simulator
  💻 A 5-stage pipeline MIPS CPU design in Haskell.
  ☆36Updated 5 years ago
• elliottt / easy-smt
  Easy SMT solver interaction
  ☆34Updated 5 months ago
• POETSII / tinsel
  Manythread RISC-V overlay for FPGA clusters
  ☆39Updated 3 months ago
• memoryleak47 / slotted-egraphs
  ☆37Updated 3 months ago
• dramforever / finlog
  Compiling finite generators to digital logic. WIP
  ☆13Updated 5 years ago
• trackoor / AwesomePL
  A Collection of Papers & Notes in Programming Language & Formal Verification
  ☆17Updated 3 years ago
• Harry-Chen / rust-mips
  Rust library for low-level abstraction of MIPS processors
  ☆31Updated 5 years ago
• fabianschuiki / llhd-sim
  The LLHD reference simulator.
  ☆39Updated 5 years ago
• z4yx / vivado-docker
  Dockerfile with Vivado for CI
  ☆27Updated 5 years ago
• djg / verilated-rs
  Verilator Porcelain
  ☆49Updated 2 years ago
• rustsbi / serde-device-tree
  Serialize & deserialize device tree binary using serde
  ☆23Updated last month
• PrincetonUniversity / DeepSpecDB
  ☆27Updated last month
• SkiFire13 / typst-prooftree
  Prooftrees for Typst - Inspired by Latex's bussproofs
  ☆20Updated last year
• mit-plv / riscv-semantics
  A formal semantics of the RISC-V ISA in Haskell
  ☆172Updated 2 years ago
• Inokinoki / softfpu-rs
  A WIP Float32 soft FPU implementation
  ☆22Updated 4 years ago
• blarney-lang / blarney
  Haskell library for hardware description
  ☆106Updated 4 months ago
• SchrodingerZhu / VNMCC
  Very Naive MIPS CPU using Clash
  ☆29Updated 4 years ago
• rems-project / sail-arm
  Sail version of Arm ISA definition, currently for Armv9.3-A, and with the previous Sail Armv8.5-A model
  ☆90Updated last month
• rcore-os / aCore
  Asynchronous OS kernel written in Rust.
  ☆32Updated 5 years ago
• xen0n / larva
  PoC LoongArch - RISC-V emulator
  ☆32Updated 2 years ago
• adamwalker / clash-riscv
  A RiscV processor implementing the RV32I instruction set written in Clash
  ☆56Updated 7 years ago
• owo-lang / voile-rs
  Dependently-typed row-polymorphic programming language, evolved from minitt-rs
  ☆99Updated 5 years ago
• mit-plv / riscv-coq
  RISC-V Specification in Coq
  ☆116Updated 3 months ago
• dramforever / opensbi-h
  [No longer active] A fork of OpenSBI, with software-emulated hypervisor extension support
  ☆42Updated 4 months ago
• boltlabs-inc / dialectic
  Transport-polymorphic, asynchronous session types for Rust
  ☆64Updated 3 years ago
• owo-lang / minitt-rs
  Dependently-typed lambda calculus, Mini-TT, extended and implemented in Rust
  ☆121Updated 5 years ago
• pythonesque / dependent_traits
  A dependent type system built entirely in Rust's trait system (WIP).
  ☆25Updated 7 years ago