losfair / VioletLinks
Superscalar RISC-V processor written in Clash.
☆34Updated 3 years ago
Alternatives and similar repositories for Violet
Users that are interested in Violet are comparing it to the libraries listed below
Sorting:
- 💻 A 5-stage pipeline MIPS CPU design in Haskell.☆36Updated 5 years ago
- Game Engine From Scratch -- Rust China Conference 2020 topic by LemonHX and his team.☆14Updated 4 years ago
- Just for fun riscv64 emulator, which boots the Linux.☆41Updated 2 years ago
- (WIP) A relatively simple pipelined RISC-V core, written in Bluespec SystemVerilog☆12Updated 3 years ago
- Manythread RISC-V overlay for FPGA clusters☆38Updated 2 years ago
- Rust library for low-level abstraction of MIPS processors☆31Updated 5 years ago
- The LLHD reference simulator.☆39Updated 5 years ago
- Asynchronous OS kernel written in Rust.☆33Updated 4 years ago
- Rust RISC-V Virtual Machine☆107Updated last week
- PoC LoongArch - RISC-V emulator☆32Updated last year
- ☆29Updated last week
- Dockerfile with Vivado for CI☆28Updated 5 years ago
- Verilator Porcelain☆48Updated last year
- Serialize & deserialize device tree binary using serde☆22Updated 4 months ago
- Prooftrees for Typst - Inspired by Latex's bussproofs☆19Updated last year
- A WIP Float32 soft FPU implementation☆22Updated 4 years ago
- A RiscV processor implementing the RV32I instruction set written in Clash☆53Updated 7 years ago
- Handle TrapFrame across kernel and user space on multiple ISAs.☆35Updated last year
- Compiling finite generators to digital logic. WIP☆14Updated 5 years ago
- Take your first step in writing a compiler. Implemented in Rust.☆16Updated 2 years ago
- Easy SMT solver interaction☆35Updated last month
- [No longer active] A fork of OpenSBI, with software-emulated hypervisor extension support☆41Updated 2 weeks ago
- A Symmetric Multiprocessing OS Kernel over RISC-V☆32Updated 3 years ago
- A Collection of Papers & Notes in Programming Language & Formal Verification☆17Updated 3 years ago
- User programs for rCore OS☆18Updated 3 years ago
- A dependent type system built entirely in Rust's trait system (WIP).☆25Updated 6 years ago
- [AFK] Hardware router in Chisel (THU Network Joint Lab 2020)☆14Updated 4 years ago
- ioring wrapper for windows-rs☆22Updated 2 years ago
- CHERI-RISC-V model written in Sail☆64Updated last month
- benchmarking e-graph extraction☆47Updated 3 months ago