losfair / VioletLinks
Superscalar RISC-V processor written in Clash.
☆34Updated 3 years ago
Alternatives and similar repositories for Violet
Users that are interested in Violet are comparing it to the libraries listed below
Sorting:
- 💻 A 5-stage pipeline MIPS CPU design in Haskell.☆35Updated 5 years ago
- Game Engine From Scratch -- Rust China Conference 2020 topic by LemonHX and his team.☆14Updated 4 years ago
- Rust library for low-level abstraction of MIPS processors☆31Updated 5 years ago
- ☆33Updated last month
- (WIP) A relatively simple pipelined RISC-V core, written in Bluespec SystemVerilog☆12Updated 4 years ago
- Just for fun riscv64 emulator, which boots the Linux.☆41Updated 2 years ago
- Manythread RISC-V overlay for FPGA clusters☆38Updated last month
- The LLHD reference simulator.☆39Updated 5 years ago
- Serialize & deserialize device tree binary using serde☆22Updated 2 weeks ago
- Easy SMT solver interaction☆34Updated 2 months ago
- benchmarking e-graph extraction☆46Updated 4 months ago
- Rust RISC-V Virtual Machine☆109Updated last month
- Very Naive MIPS CPU using Clash☆29Updated 3 years ago
- Transport-polymorphic, asynchronous session types for Rust☆63Updated 2 years ago
- Sail version of Arm ISA definition, currently for Armv9.3-A, and with the previous Sail Armv8.5-A model☆88Updated 3 months ago
- Asynchronous OS kernel written in Rust.☆32Updated 4 years ago
- User programs for rCore OS☆18Updated 3 years ago
- Dockerfile with Vivado for CI☆27Updated 5 years ago
- A Collection of Papers & Notes in Programming Language & Formal Verification☆17Updated 3 years ago
- Introduction to homotopy type theory (reading course), LP2 2023, offered via DAT235/DIT577: Research-oriented course in Computer Science …☆14Updated last year
- A WIP Float32 soft FPU implementation☆22Updated 4 years ago
- Compiling finite generators to digital logic. WIP☆13Updated 5 years ago
- PoC LoongArch - RISC-V emulator☆32Updated last year
- CHERI-RISC-V model written in Sail☆65Updated 3 months ago
- Verilator Porcelain☆49Updated last year
- A RiscV processor implementing the RV32I instruction set written in Clash☆53Updated 7 years ago
- [No longer active] A fork of OpenSBI, with software-emulated hypervisor extension support☆40Updated 2 months ago
- Verification and optimization tool for concurrent code☆25Updated 2 months ago
- Symbolic execution tool for Sail ISA specifications☆78Updated last month
- A dependent type system built entirely in Rust's trait system (WIP).☆25Updated 7 years ago