losfair / Violet

Related projects ⓘ

Alternatives and complementary repositories for Violet

• rcore-os / x86-smpboot
  Booting multi-processors on x86 bare-metal.
  ☆11Updated 2 years ago
• dramforever / ixayoi
  (WIP) A relatively simple pipelined RISC-V core, written in Bluespec SystemVerilog
  ☆12Updated 3 years ago
• Harry-Chen / rust-mips
  Rust library for low-level abstraction of MIPS processors
  ☆30Updated 4 years ago
• skyzh / mips-simulator
  💻 A 5-stage pipeline MIPS CPU design in Haskell.
  ☆36Updated 4 years ago
• dramforever / finlog
  Compiling finite generators to digital logic. WIP
  ☆14Updated 4 years ago
• imkiva / valheim
  Just for fun riscv64 emulator, which boots the Linux.
  ☆40Updated last year
• rustcc / GEFS
  Game Engine From Scratch -- Rust China Conference 2020 topic by LemonHX and his team.
  ☆14Updated 3 years ago
• SchrodingerZhu / VNMCC
  Very Naive MIPS CPU using Clash
  ☆29Updated 3 years ago
• nbdd0121 / r2vm
  Rust RISC-V Virtual Machine
  ☆88Updated 2 weeks ago
• egraphs-good / extraction-gym
  benchmarking e-graph extraction
  ☆36Updated last week
• blarney-lang / blarney
  Haskell library for hardware description
  ☆98Updated last month
• clash-lang / clash-starters
  Projects to get started with Clash
  ☆26Updated 9 months ago
• rcore-os / aCore
  Asynchronous OS kernel written in Rust.
  ☆33Updated 3 years ago
• rustsbi / serde-device-tree
  Serialize & deserialize device tree binary using serde
  ☆21Updated last week
• z4yx / vivado-docker
  Dockerfile with Vivado for CI
  ☆28Updated 4 years ago
• adamwalker / clash-riscv
  A RiscV processor implementing the RV32I instruction set written in Clash
  ☆50Updated 6 years ago
• cyyself / m1tso-linux
  Apple Silicon TSO Enabler for Linux
  ☆15Updated 10 months ago
• christiaanb / contranomy
  ☆27Updated 3 years ago
• djg / verilated-rs
  Verilator Porcelain
  ☆38Updated last year
• dramforever / each
  ☆10Updated 4 years ago
• MarisaKirisame / MemoryBalancer
  ☆22Updated last year
• CircuitCoder / ChannelOS
  What if everything is a io_uring?
  ☆16Updated 2 years ago
• vegaluisjose / reticle-evaluation
  Reticle evaluation (PLDI 2021)
  ☆13Updated 3 years ago
• pku-minic / first-step-rs
  Take your first step in writing a compiler. Implemented in Rust.
  ☆15Updated last year
• rcore-os / rcore-user
  User programs for rCore OS
  ☆18Updated 2 years ago
• chipsalliance / rocket-chip-fpga-shells
  Wrapper shells enabling designs generated by rocket-chip to map onto certain FPGA boards
  ☆16Updated 2 weeks ago
• POETSII / tinsel
  Manythread RISC-V overlay for FPGA clusters
  ☆35Updated 2 years ago
• re-xyr / hina
  ~ Fragile apparatus of naive wonderland.
  ☆10Updated 3 years ago
• ku-fpg / kansas-lava
  Kansas Lava
  ☆47Updated 5 years ago
• CTSRD-CHERI / sail-cheri-riscv
  CHERI-RISC-V model written in Sail
  ☆55Updated last week