losfair / Violet
Superscalar RISC-V processor written in Clash.
☆34Updated 2 years ago
Alternatives and similar repositories for Violet:
Users that are interested in Violet are comparing it to the libraries listed below
- Booting multi-processors on x86 bare-metal.☆11Updated 2 years ago
- (WIP) A relatively simple pipelined RISC-V core, written in Bluespec SystemVerilog☆12Updated 3 years ago
- Just for fun riscv64 emulator, which boots the Linux.☆41Updated 2 years ago
- Compiling finite generators to digital logic. WIP☆14Updated 4 years ago
- benchmarking e-graph extraction☆35Updated 2 months ago
- A Collection of Papers & Notes in Programming Language & Formal Verification☆16Updated 2 years ago
- Apple Silicon TSO Enabler for Linux☆16Updated last year
- User programs for rCore OS☆18Updated 2 years ago
- Game Engine From Scratch -- Rust China Conference 2020 topic by LemonHX and his team.☆14Updated 4 years ago
- Asynchronous OS kernel written in Rust.☆33Updated 4 years ago
- 💻 A 5-stage pipeline MIPS CPU design in Haskell.☆36Updated 4 years ago
- Serialize & deserialize device tree binary using serde☆20Updated last week
- Very Naive MIPS CPU using Clash☆29Updated 3 years ago
- ☆23Updated last year
- Take your first step in writing a compiler. Implemented in Rust.☆15Updated last year
- Rust library for low-level abstraction of MIPS processors☆30Updated 4 years ago
- What if everything is a io_uring?☆16Updated 2 years ago
- Warning: 🕳 ahead!☆16Updated 5 years ago
- ☆27Updated 2 months ago
- PoC LoongArch - RISC-V emulator☆30Updated last year
- Documented version of a simple type-theoretic language: Mini-TT☆18Updated 5 years ago
- Sail version of Arm ISA definition, currently for Armv9.3-A, and with the previous Sail Armv8.5-A model☆73Updated 3 months ago
- Easy SMT solver interaction☆25Updated this week
- A RiscV processor implementing the RV32I instruction set written in Clash☆51Updated 6 years ago
- RUst way for Reuse Analysis☆13Updated 9 months ago
- CHERI-RISC-V model written in Sail☆56Updated last week
- Prooftrees for Typst - Inspired by Latex's bussproofs☆18Updated 8 months ago
- A minimal in MLIR dialect along the lines of STG to represent laziness.☆15Updated 3 years ago
- Rust RISC-V Virtual Machine☆91Updated 2 months ago
- Generate interface between Clash and Verilator☆22Updated 8 months ago