hichem / I2CLinks
SystemC Design of a Master/Slave I2C Bus
☆18Updated 9 years ago
Alternatives and similar repositories for I2C
Users that are interested in I2C are comparing it to the libraries listed below
Sorting:
- Embecosm Software Package 1: Example SystemC loosely timed TLM 2.0 models☆17Updated 11 years ago
- This repository provides the IEEE 1685 IP-XACT schema files for a Git submodule integration.☆18Updated 2 months ago
- Tools for Verilog HDL development.☆10Updated 12 years ago
- Connecting SystemC with SystemVerilog☆41Updated 13 years ago
- Example of a Virtual Platform implemented with Modern C++(14) and SystemC TLM-2.0☆26Updated 2 years ago
- Python tools for Vivado Projects☆73Updated 6 years ago
- New release of the systemc libraries☆123Updated 13 years ago
- Fork of OpenCores jpegencode with Cocotb testbench☆46Updated 9 years ago
- Example design for the Ethernet FMC using 4 AXI Ethernet Subsystem IP blocks☆66Updated 2 months ago
- This repository is no longer maintained. New repository is here(https://github.com/rggen/rggen).☆17Updated 5 years ago
- Import and export IP-XACT XML register models☆35Updated 3 weeks ago
- Demonstration of the AXI DMA engine on the ZedBoard☆53Updated 4 years ago
- A SystemC productivity library: https://minres.github.io/SystemC-Components/☆107Updated this week
- A CSV file parser, written in SystemVerilog☆26Updated 9 years ago
- use pivpi to drive testbench event☆21Updated 8 years ago
- SystemC UVM verification environment with Constraint Randomized stimulus, Coverage, Assertions☆20Updated 7 months ago
- Translates IPXACT XML to synthesizable VHDL or SystemVerilog☆62Updated 3 weeks ago
- hardware library for hwt (= ipcore repo)☆40Updated this week
- A guide to creating custom AXI4 masters using the Xilinx Vivado tools and Bus Functional Models☆35Updated 7 years ago
- ITMO SystemC & Verilog assignments - AMBA AHB and SPI☆21Updated 7 years ago
- A guide to creating custom AXI-lite slave peripherals using the Xilinx Vivado tools☆40Updated 7 years ago
- Generate address space documentation HTML from compiled SystemRDL input☆54Updated 3 weeks ago
- CMake template for Verilog and VHDL project and Altera/Xilinx FPGA target☆24Updated 2 months ago
- git clone of http://code.google.com/p/axi-bfm/☆17Updated 12 years ago
- Hardware, Linux Driver and Library for the Zynq AXI DMA interface☆101Updated 6 years ago
- IP-XACT XML binding library☆16Updated 9 years ago
- Python/Simulator integration using procedure calls☆10Updated 5 years ago
- IP-core package generator for AXI4/Avalon☆22Updated 6 years ago
- Python package for writing Value Change Dump (VCD) files.☆120Updated 8 months ago
- Generates Makefiles to synthesize, place, and route verilog using Vivado☆96Updated 3 years ago