hichem / I2C
SystemC Design of a Master/Slave I2C Bus
☆18Updated 9 years ago
Alternatives and similar repositories for I2C:
Users that are interested in I2C are comparing it to the libraries listed below
- Embecosm Software Package 1: Example SystemC loosely timed TLM 2.0 models☆16Updated 11 years ago
- Example of a Virtual Platform implemented with Modern C++(14) and SystemC TLM-2.0☆24Updated 2 years ago
- git clone of http://code.google.com/p/axi-bfm/☆17Updated 11 years ago
- A SystemC productivity library: https://minres.github.io/SystemC-Components/☆102Updated last week
- gdb python scripts for SystemC design introspection and tracing☆31Updated 5 years ago
- Connecting SystemC with SystemVerilog☆37Updated 12 years ago
- ☆26Updated last year
- ☆23Updated 4 years ago
- JTAG DPI module for SystemVerilog RTL simulations☆27Updated 9 years ago
- Python/Simulator integration using procedure calls☆9Updated 4 years ago
- Common SystemVerilog package used by all RoaLogic IP with AMBA AHB3-Lite interfaces☆16Updated 9 months ago
- A guide to creating custom AXI4 masters using the Xilinx Vivado tools and Bus Functional Models☆32Updated 6 years ago
- Demonstration of the AXI DMA engine on the ZedBoard☆52Updated 3 years ago
- A simple C++ CMake project to jump-start development of SystemC models and systems☆24Updated 2 months ago
- Explore the behavior SystemC kernel event-driven simulator (aka "the engine")☆11Updated last year
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆29Updated 8 years ago
- AXI4-Compatible Verilog Cores, along with some helper modules.☆16Updated 4 years ago
- ITMO SystemC & Verilog assignments - AMBA AHB and SPI☆21Updated 7 years ago
- Code snippets from articles published on www.amiq.com/consulting/blog☆35Updated 8 months ago
- Constrained RAndom Verification Enviroment (CRAVE)☆17Updated last year
- PCI Express controller model☆48Updated 2 years ago
- Simple implementation of I2C interface written on Verilog and SystemC☆40Updated 7 years ago
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆55Updated last month
- Hardware Verification library for C++, SystemC and SystemVerilog☆29Updated 12 years ago
- This repository is no longer maintained. New repository is here(https://github.com/rggen/rggen).☆16Updated 5 years ago
- Platform Level Interrupt Controller☆36Updated 9 months ago
- SoCRocket - Core Repository☆34Updated 7 years ago
- Archives of SystemC from The Ground Up Book Exercises☆30Updated 2 years ago
- LIS Network-on-Chip Implementation☆29Updated 8 years ago
- ☆18Updated 8 years ago