russdill / darterLinks
SPICE based IBIS simulation
☆15Updated 10 months ago
Alternatives and similar repositories for darter
Users that are interested in darter are comparing it to the libraries listed below
Sorting:
- Small footprint and configurable JESD204B core☆49Updated 3 weeks ago
- Small footprint and configurable Inter-Chip communication cores☆66Updated 3 weeks ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆68Updated last month
- This package provides a gnucap based qucsator implementation.☆14Updated this week
- A padring generator for ASICs☆25Updated 2 years ago
- Python based IBIS parser☆21Updated 10 months ago
- A repository for Known Good Designs (KGDs). Does not contain any design files with NDA-sensitive information.☆36Updated 4 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆52Updated 2 years ago
- Extensible FPGA control platform☆61Updated 2 years ago
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆25Updated 4 months ago
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆66Updated this week
- Python package for IBIS-AMI model development and testing☆31Updated 3 weeks ago
- general-cores☆21Updated 3 months ago
- ☆14Updated 9 years ago
- Time to Digital Converter (TDC)☆34Updated 4 years ago
- Contains VHDL IP-blocks to create stand-alone RapidIO-endpoints, RapidIO-switches and RapidIO-switches with local endpoints.☆32Updated 8 years ago
- Generic Logic Interfacing Project☆47Updated 5 years ago
- Torc: Tools for Open Reconfigurable Computing☆39Updated 8 years ago
- VHDL PCIe Transceiver☆31Updated 5 years ago
- Fork of OpenCores jpegencode with Cocotb testbench☆46Updated 10 years ago
- Example of how to use UVM with Verilator☆23Updated 2 weeks ago
- Small footprint and configurable SPI core☆46Updated 3 weeks ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆31Updated 3 years ago
- A data acquisition framework in Python and Verilog.☆42Updated 2 weeks ago
- ☆21Updated 9 years ago
- Signal analyzer CSV to IEEE 1364-2001 VCD file format converter.☆11Updated 4 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Updated 2 years ago
- "Marble-Mini" Simple FMC carrier board with SFP, 2x FMC, PoE☆20Updated 4 years ago
- System on Chip toolkit for nMigen☆19Updated 5 years ago
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆37Updated 6 years ago