Alternatives and similar repositories for darter:

Users that are interested in darter are comparing it to the libraries listed below

• russdill / pybis
  Python based IBIS parser
  ☆20Updated 2 weeks ago
• YosysHQ / padring
  A padring generator for ASICs
  ☆24Updated last year
• enjoy-digital / liteiclink
  Small footprint and configurable Inter-Chip communication cores
  ☆54Updated last week
• yrrapt / caravel_amsat_txrx_ic
  ☆30Updated 3 years ago
• YosysHQ / VlogHammer
  A Verilog Synthesis Regression Test
  ☆35Updated 9 months ago
• ThalesGroup / TMR
  Triple Modular Redundancy
  ☆24Updated 5 years ago
• edaa-org / pyEDAA.IPXACT
  An IP-XACT DOM for IEEE 1685-2014 in Python.
  ☆19Updated 2 weeks ago
• azonenberg / antikernel-ipcores
  FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations
  ☆62Updated 2 weeks ago
• enjoy-digital / litejesd204b
  Small footprint and configurable JESD204B core
  ☆40Updated last week
• antmicro / usb-test-suite-build
  Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores
  ☆50Updated last year
• litex-hub / litespi
  Small footprint and configurable SPI core
  ☆40Updated last week
• alexforencich / pin-uart
  FPGA board-level debugging and reverse-engineering tool
  ☆33Updated last year
• ben-marshall / verilog-doc
  A basic documentation generator for Verilog, similar to Doxygen.
  ☆11Updated 8 years ago
• alexforencich / xfcp
  Extensible FPGA control platform
  ☆55Updated last year
• udara28 / SDRAM_Controller
  Implementation of a SDRAM controller in MyHDL (http://www.myhdl.org/)
  ☆20Updated 9 years ago
• htfab / rotfpga
  A reconfigurable logic circuit made of identical rotatable tiles.
  ☆20Updated 3 years ago
• capn-freako / PyAMI
  Python package for IBIS-AMI model development and testing
  ☆27Updated 2 months ago
• www-asics-ws / usb1_device
  USB 1.1 Device IP Core
  ☆18Updated 7 years ago
• USCPOSH / AMS_KGD
  A repository for Known Good Designs (KGDs). Does not contain any design files with NDA-sensitive information.
  ☆36Updated 3 years ago
• dbhi / vboard
  Virtual development board for HDL design
  ☆40Updated last year
• TUM-LIS / glip
  Generic Logic Interfacing Project
  ☆44Updated 4 years ago
• intel / multi_power_sequencer
  Multi-Rail Power Sequencer, capable of monitoring and sequencing up to 144 power rails, offers a configurable and rich set of features, s…
  ☆17Updated 3 weeks ago
• daveshah1 / ElasticC
  lightweight open HLS for FPGA rapid prototyping
  ☆20Updated 6 years ago
• m-labs / nmigen-soc
  System on Chip toolkit for nMigen
  ☆19Updated 4 years ago
• BerkeleyLab / Bedrock
  LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled
  ☆54Updated this week
• hdl / symbolator
  Generate symbols from HDL components/modules
  ☆20Updated last year
• 360nosc0pe / scope
  Siglent SDS1x0xX-E FPGA bitstreams
  ☆40Updated 3 weeks ago
• Qucs / gnucsator
  This package provides a gnucap based qucsator implementation.
  ☆13Updated this week
• Xilinx / chipscopy
  ChipScoPy (ChipScope Python API) is an open source Python API to the various ChipScope services provided by the TCF-based (Target Communi…
  ☆50Updated last month