☆38Jul 6, 2025Updated 8 months ago
Alternatives and similar repositories for list_of_Xilinx_FPGAs
Users that are interested in list_of_Xilinx_FPGAs are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- TCL framework to package Vivado IP-Cores☆14May 18, 2022Updated 3 years ago
- The VD100 development board is based on the Xilinx Versal AI Edge series chip xcve2302 and is designed with a core board and a bottom boa…☆18Jul 9, 2024Updated last year
- Starlight: A Kernel Optimizer for GPU Processing☆16Jan 10, 2024Updated 2 years ago
- A OpenCL-based FPGA benchmark suite for HPC☆37Jan 29, 2026Updated 2 months ago
- ☆21Feb 3, 2023Updated 3 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting with the flexibility to host WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Cloudways by DigitalOcean.
- ROM Dumps of my retro hardwares☆16Dec 13, 2022Updated 3 years ago
- Tiny Tapeout 06☆15Nov 15, 2025Updated 4 months ago
- ☆40Updated this week
- Bitstream relocation and manipulation tool.☆51Feb 20, 2026Updated last month
- ☆20Updated this week
- Control Logic Synthesis: Drawing the Rest of the OWL☆13Jun 17, 2024Updated last year
- Xilinx 14.7 patch for Win10 32/64☆32Jan 28, 2022Updated 4 years ago
- A Hardware Description Language that doesn't make you want to pull your hair out | read-only mirror of https://gitlab.com/spade-lang/spad…☆50Updated this week
- Prepare and optimize your KiCad PCB design for simulation with OpenEMS (https://github.com/thliebig/openEMS)☆24Jul 31, 2025Updated 7 months ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆31Dec 16, 2021Updated 4 years ago
- A fork of the Kissat SAT solver with additional features. Supports incremental solving.☆17Aug 13, 2022Updated 3 years ago
- FPGA 2025 SAT Accel: A modern SAT Solver on FPGA Repository☆13Mar 13, 2025Updated last year
- FPGA implementation of the TRS-80 Color Computer 3 in Verilog, by Gary Becker et al.☆28Dec 10, 2015Updated 10 years ago
- Supplemental technology files for ASAP7 PDK with Synopsys design flow☆23Jan 27, 2023Updated 3 years ago
- Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.☆25Nov 29, 2024Updated last year
- E300 Development☆11Feb 1, 2024Updated 2 years ago
- Raspberry Pi Pico example interface code with E-Paper Display 1.54 inch from Waveshare.com.☆14Sep 22, 2024Updated last year
- DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"☆40Oct 3, 2023Updated 2 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- HeteroSim is a full system simulator supporting x86 multicore processors combined with a FPGA via bus-based architecture. Flexible design…☆21Jul 11, 2016Updated 9 years ago
- Facilitates building open source tools for working with hardware description languages (HDLs)☆67Dec 4, 2019Updated 6 years ago
- A wrapper around Minecraft Raspberry Pi to get it working on Novena☆10Sep 25, 2013Updated 12 years ago
- Sum-Product Network learning routines in python☆27Jun 10, 2015Updated 10 years ago
- Template Repository for Xilinx HLS design flow☆12Nov 18, 2021Updated 4 years ago
- A small 32-bit implementation of the RISC-V architecture☆32Mar 23, 2026Updated last week
- Re-coded Xilinx primitives for Verilator use☆52Jun 24, 2025Updated 9 months ago
- PNG encoder, implemented in VHDL☆23Mar 30, 2024Updated last year
- A RRAM addon for the NCSU FreePDK 45nm☆25Jan 10, 2022Updated 4 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- TX only RoCEv2. Super stripped down version of a RoCEv2 endpoint.☆43Mar 20, 2026Updated last week
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆11Dec 14, 2022Updated 3 years ago
- Basic loadout for SQRL Acorn CLE 215/215+ board. Blinks all LEDs, outputs square waves on all 12 GPIO outputs☆71Nov 21, 2021Updated 4 years ago
- IP submodules, formatted for easier CI integration☆31Sep 22, 2025Updated 6 months ago
- YOLOv5 transfer learning model for Edge Impulse☆16Sep 9, 2025Updated 6 months ago
- Real-time 3D rendering on DE2-115 FPGA board (2017, DCLab final project)☆12Aug 3, 2018Updated 7 years ago
- Bitfiltrator: A general approach for reverse-engineering Xilinx bitstream formats☆49Apr 8, 2023Updated 2 years ago