☆42Sep 19, 2026Updated 3 weeks ago
Alternatives and similar repositories for list_of_Xilinx_FPGAs
Users that are interested in list_of_Xilinx_FPGAs are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- TCL framework to package Vivado IP-Cores☆13May 18, 2022Updated 4 years ago
- ☆26Dec 1, 2020Updated 5 years ago
- Starlight: A Kernel Optimizer for GPU Processing☆17Jan 10, 2024Updated 2 years ago
- Bitfiltrator: A general approach for reverse-engineering Xilinx bitstream formats☆60Apr 8, 2023Updated 3 years ago
- A tool for cross-checking Verilog compilers☆15Apr 16, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A OpenCL-based FPGA benchmark suite for HPC☆37May 4, 2026Updated 5 months ago
- A collection of datapath circuit design and verification benchmarks☆19Aug 24, 2026Updated last month
- ☆13Apr 15, 2025Updated last year
- FPGA 2025 SAT Accel: A modern SAT Solver on FPGA Repository☆14Mar 13, 2025Updated last year
- ☆35Jan 21, 2021Updated 5 years ago
- This repository contains IPs, Vitis kernels and software APIs that can be leveraged by Vitis users to build scale-out solutions on multip…☆24Apr 27, 2023Updated 3 years ago
- Collection of digital hardware modules & projects (benchmarks)☆112Feb 27, 2026Updated 7 months ago
- An HBM FPGA based SpMV Accelerator☆19Aug 29, 2024Updated 2 years ago
- An ATX form factor 486 AT PC system based on technology from my previous 286 project☆31Jul 11, 2026Updated 3 months ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- FPGA version of Rodinia in HLS C/C++☆44Dec 24, 2020Updated 5 years ago
- A research shell for Alveo V80☆52Oct 9, 2026Updated last week
- Open-Source HLS Examples for Microchip FPGAs☆57Updated this week
- RTL implementation of a performance/area optimized bfloat16 adder and multiplication.☆38Mar 28, 2026Updated 6 months ago
- Template Repository for Xilinx HLS design flow☆12Nov 18, 2021Updated 4 years ago
- ETHZ Heterogeneous Accelerated Compute Cluster.☆43Sep 7, 2026Updated last month
- Tuning Assistant for Floating point to Fixed point Optimization☆19Mar 26, 2022Updated 4 years ago
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆31Dec 16, 2021Updated 4 years ago
- ☆15Nov 30, 2023Updated 2 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- AIM: Accelerating Arbitrary-precision Integer Multiplication on Heterogeneous Reconfigurable Computing Platform Versal ACAP (Full Paper a…☆29May 18, 2025Updated last year
- Unified Coverage Interoperability Standard (UCIS)☆15Sep 2, 2026Updated last month
- ☆25Feb 3, 2023Updated 3 years ago
- Ready-to-link, packaged Aurora IP on four QSFP28 lanes, providing 100Gb/s throughput, flow control and status monitoring☆19Sep 28, 2026Updated 2 weeks ago
- ChipScope / ILA using XVC (XIlinx Virtual Cable Over PCIe) with a PR (Partial Reconfiguration) design Example.☆15Jun 1, 2017Updated 9 years ago
- HLS-based Graph Processing Framework on FPGAs☆152Oct 11, 2022Updated 4 years ago
- The VD100 development board is based on the Xilinx Versal AI Edge series chip xcve2302 and is designed with a core board and a bottom boa…☆21Jul 9, 2024Updated 2 years ago
- A digital logic simulation of the IBM CGA card☆26Mar 23, 2026Updated 6 months ago
- Differentiable Combinatorial Scheduling at Scale (ICML'24). Mingju Liu, Yingjie Li, Jiaqi Yin, Zhiru Zhang, Cunxi Yu.☆25Oct 31, 2024Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A library of IP cores needed for FPGA-based SDR development using RHINO board with SPARTAN-6 xc6slx150t device.☆13Mar 11, 2017Updated 9 years ago
- The repository for the 2024 IEEE Cloud Submission of OS4C☆10Oct 22, 2024Updated last year
- Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.☆25Nov 29, 2024Updated last year
- Projects for the UltraMYIR FPGA development board☆13Sep 17, 2023Updated 3 years ago
- SISO vector decoder for IRA-LDPC codes in VHDL☆12Oct 18, 2022Updated 4 years ago
- FPGA Additive White Gaussian Noise Generator Using the Box Mueller Method☆11Oct 7, 2016Updated 10 years ago
- ROM Dumps of my retro hardwares☆16Dec 13, 2022Updated 3 years ago