erinadreno / list_of_Xilinx_FPGAsLinks
☆28Updated 9 months ago
Alternatives and similar repositories for list_of_Xilinx_FPGAs
Users that are interested in list_of_Xilinx_FPGAs are comparing it to the libraries listed below
Sorting:
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆33Updated this week
- Educational verilog library that supports IEEE754 floating point arithmetic with a parametrizable mantissa and exponent☆28Updated 2 months ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 5 years ago
- Chisel Cheatsheet☆33Updated 2 years ago
- Bitstream relocation and manipulation tool.☆46Updated 2 years ago
- Xilinx PCIe to MIG DDR4 example designs and custom part data files☆38Updated last year
- Open Source PHY v2☆28Updated last year
- A simple, scalable, source-synchronous, all-digital DDR link☆26Updated last week
- Vivado board files for the Kintex 7 HPC V2 FPGA board.☆26Updated 4 years ago
- Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process☆17Updated 2 months ago
- Example designs for using Ethernet FMC without a processor (ie. state machine based)☆31Updated 6 months ago
- Computational Storage Device based on the open source project OpenSSD.☆23Updated 4 years ago
- Extensible FPGA control platform☆62Updated 2 years ago
- CMake based hardware build system☆25Updated this week
- An FPGA-based 7-ENOB 600 MSample/s ADC without any External Components☆45Updated 4 years ago
- An open source PDK using TIGFET 10nm devices.☆48Updated 2 years ago
- ☆33Updated 2 years ago
- Open source RTL simulation acceleration on commodity hardware☆27Updated 2 years ago
- VGA LCD Core (OpenCores)☆14Updated 7 years ago
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆68Updated 9 months ago
- SystemVerilog IPs and Modules for architectural redundancy designs.☆14Updated 2 weeks ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆65Updated 5 months ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆41Updated 2 years ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆22Updated 3 years ago
- ☆18Updated 11 months ago
- sram/rram/mram.. compiler☆35Updated last year
- Python interface to PCIE☆39Updated 7 years ago
- Open-Source HLS Examples for Microchip FPGAs☆44Updated last week
- ASIC Design of the openSPARC Floating Point Unit☆13Updated 8 years ago
- Groundhog - Serial ATA Host Bus Adapter☆22Updated 6 years ago