☆41Mar 29, 2026Updated last month
Alternatives and similar repositories for list_of_Xilinx_FPGAs
Users that are interested in list_of_Xilinx_FPGAs are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- TCL framework to package Vivado IP-Cores☆14May 18, 2022Updated 3 years ago
- 3D FPGA Architecture Exploration Tool☆17Feb 24, 2026Updated 2 months ago
- A OpenCL-based FPGA benchmark suite for HPC☆37Updated this week
- ☆21Feb 3, 2023Updated 3 years ago
- Unified Coverage Interoperability Standard (UCIS)☆14Jan 28, 2026Updated 3 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Differentiable Combinatorial Scheduling at Scale (ICML'24). Mingju Liu, Yingjie Li, Jiaqi Yin, Zhiru Zhang, Cunxi Yu.☆22Oct 31, 2024Updated last year
- A fork of https://ixo-jtag.sourceforge.net/ with a CPLD design fix☆16Jul 27, 2024Updated last year
- ROM Dumps of my retro hardwares☆16Dec 13, 2022Updated 3 years ago
- Tiny Tapeout 06☆16Nov 15, 2025Updated 5 months ago
- A research shell for Alveo V80☆34Apr 28, 2026Updated last week
- FPGA version of Rodinia in HLS C/C++☆42Dec 24, 2020Updated 5 years ago
- ☆47Apr 30, 2026Updated last week
- Bitstream relocation and manipulation tool.☆52Feb 20, 2026Updated 2 months ago
- ☆20Apr 16, 2026Updated 3 weeks ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Control Logic Synthesis: Drawing the Rest of the OWL☆13Jun 17, 2024Updated last year
- ANSI-C benchmarks generated from Verilog RTL circuits with safety assertions. Used for Formal Property Verification.☆17Dec 1, 2018Updated 7 years ago
- ☆13Apr 15, 2025Updated last year
- A VHDL implementation of an AXI4 Master☆16Nov 7, 2017Updated 8 years ago
- Xilinx 14.7 patch for Win10 32/64☆31Jan 28, 2022Updated 4 years ago
- Logic circuit analysis and optimization☆48Feb 2, 2026Updated 3 months ago
- Prepare and optimize your KiCad PCB design for simulation with OpenEMS (https://github.com/thliebig/openEMS)☆29Apr 23, 2026Updated 2 weeks ago
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆31Dec 16, 2021Updated 4 years ago
- A fork of the Kissat SAT solver with additional features. Supports incremental solving.☆17Aug 13, 2022Updated 3 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- A Hardware Description Language that doesn't make you want to pull your hair out | read-only mirror of https://gitlab.com/spade-lang/spad…☆64May 1, 2026Updated last week
- Supplemental technology files for ASAP7 PDK with Synopsys design flow☆24Jan 27, 2023Updated 3 years ago
- Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.☆25Nov 29, 2024Updated last year
- E300 Development☆11Feb 1, 2024Updated 2 years ago
- DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"☆40Oct 3, 2023Updated 2 years ago
- AIM: Accelerating Arbitrary-precision Integer Multiplication on Heterogeneous Reconfigurable Computing Platform Versal ACAP (Full Paper a…☆26May 18, 2025Updated 11 months ago
- HeteroSim is a full system simulator supporting x86 multicore processors combined with a FPGA via bus-based architecture. Flexible design…☆21Jul 11, 2016Updated 9 years ago
- ☆21Apr 15, 2026Updated 3 weeks ago
- Facilitates building open source tools for working with hardware description languages (HDLs)☆68Dec 4, 2019Updated 6 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A wrapper around Minecraft Raspberry Pi to get it working on Novena☆10Sep 25, 2013Updated 12 years ago
- A type-safe, formally verifiable HDL compiler in Lean 4. Inspired by Clash, built for high-assurance hardware synthesis.☆61Updated this week
- Template Repository for Xilinx HLS design flow☆12Nov 18, 2021Updated 4 years ago
- A flexible and scalable development platform for modern FPGA projects.☆42Apr 27, 2026Updated last week
- A small 32-bit implementation of the RISC-V architecture☆32Apr 10, 2026Updated 3 weeks ago
- A bit-serial CPU☆20Sep 29, 2019Updated 6 years ago
- Re-coded Xilinx primitives for Verilator use☆53Jun 24, 2025Updated 10 months ago