☆38Jul 6, 2025Updated 8 months ago
Alternatives and similar repositories for list_of_Xilinx_FPGAs
Users that are interested in list_of_Xilinx_FPGAs are comparing it to the libraries listed below
Sorting:
- The VD100 development board is based on the Xilinx Versal AI Edge series chip xcve2302 and is designed with a core board and a bottom boa…☆18Jul 9, 2024Updated last year
- Control Logic Synthesis: Drawing the Rest of the OWL☆13Jun 17, 2024Updated last year
- Tiny Tapeout 06☆15Nov 15, 2025Updated 3 months ago
- ☆20Feb 27, 2026Updated last week
- Supplemental technology files for ASAP7 PDK with Synopsys design flow☆23Jan 27, 2023Updated 3 years ago
- A fork of the Kissat SAT solver with additional features. Supports incremental solving.☆17Aug 13, 2022Updated 3 years ago
- A OpenCL-based FPGA benchmark suite for HPC☆37Jan 29, 2026Updated last month
- Raspberry Pi Pico example interface code with E-Paper Display 1.54 inch from Waveshare.com.☆14Sep 22, 2024Updated last year
- A hardware model checker for hyperproperties☆18Jun 14, 2024Updated last year
- A research shell for Alveo V80☆26Dec 17, 2025Updated 2 months ago
- Starlight: A Kernel Optimizer for GPU Processing☆16Jan 10, 2024Updated 2 years ago
- HeteroSim is a full system simulator supporting x86 multicore processors combined with a FPGA via bus-based architecture. Flexible design…☆21Jul 11, 2016Updated 9 years ago
- Using e-graphs for logic synthesis (ICCAD'25)☆32Mar 1, 2026Updated last week
- DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"☆40Oct 3, 2023Updated 2 years ago
- A bit-serial CPU☆20Sep 29, 2019Updated 6 years ago
- A fast and certifying solver for quantified Boolean formulas.☆26Apr 29, 2025Updated 10 months ago
- Bitstream relocation and manipulation tool.☆51Feb 20, 2026Updated 2 weeks ago
- A Python-like programming language for testing and experimenting with concurrent programs.☆32Feb 20, 2026Updated 2 weeks ago
- A RRAM addon for the NCSU FreePDK 45nm☆25Jan 10, 2022Updated 4 years ago
- Re-coded Xilinx primitives for Verilator use☆52Jun 24, 2025Updated 8 months ago
- ☆16Dec 3, 2024Updated last year
- AIM: Accelerating Arbitrary-precision Integer Multiplication on Heterogeneous Reconfigurable Computing Platform Versal ACAP (Full Paper a…☆25May 18, 2025Updated 9 months ago
- A enumerator for MLIR, relying on the information given by IRDL.☆23Feb 27, 2026Updated last week
- SPI RAM Emulation on Pico☆36Jul 30, 2023Updated 2 years ago
- Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.☆25Nov 29, 2024Updated last year
- PNG encoder, implemented in VHDL☆23Mar 30, 2024Updated last year
- Microprocessor 2 Lab Template☆11Apr 29, 2024Updated last year
- ☆24Nov 10, 2020Updated 5 years ago
- IP submodules, formatted for easier CI integration☆31Sep 22, 2025Updated 5 months ago
- Sum-Product Network learning routines in python☆27Jun 10, 2015Updated 10 years ago
- Facilitates building open source tools for working with hardware description languages (HDLs)☆66Dec 4, 2019Updated 6 years ago
- Vivado build system☆70Dec 8, 2025Updated 3 months ago
- A small 32-bit implementation of the RISC-V architecture☆32Jul 17, 2020Updated 5 years ago
- Resize icon for STM32Cube IDE ( toolbar )☆12Sep 23, 2021Updated 4 years ago
- ACM TODAES Best Paper Award, 2022☆32Oct 24, 2023Updated 2 years ago
- A design automation framework to engineer decision diagrams yourself☆25Mar 2, 2026Updated last week
- Infrastructure to drive Spike (RISC-V ISA Simulator) in cosim mode. Hammer provides a C++ and Python interface to interact with Spike.☆39Jan 19, 2026Updated last month
- DASS HLS Compiler☆29Oct 4, 2023Updated 2 years ago
- Time to Digital Converter (TDC)☆36Dec 27, 2020Updated 5 years ago