☆41Mar 29, 2026Updated 2 months ago
Alternatives and similar repositories for list_of_Xilinx_FPGAs
Users that are interested in list_of_Xilinx_FPGAs are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- FPGA 2025 SAT Accel: A modern SAT Solver on FPGA Repository☆14Mar 13, 2025Updated last year
- TCL framework to package Vivado IP-Cores☆14May 18, 2022Updated 4 years ago
- The VD100 development board is based on the Xilinx Versal AI Edge series chip xcve2302 and is designed with a core board and a bottom boa…☆19Jul 9, 2024Updated last year
- 3D FPGA Architecture Exploration Tool☆19Feb 24, 2026Updated 3 months ago
- A OpenCL-based FPGA benchmark suite for HPC☆37May 4, 2026Updated 3 weeks ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆21Feb 3, 2023Updated 3 years ago
- Unified Coverage Interoperability Standard (UCIS)☆14Jan 28, 2026Updated 4 months ago
- A fork of https://ixo-jtag.sourceforge.net/ with a CPLD design fix☆16Jul 27, 2024Updated last year
- Tiny Tapeout 06☆16Nov 15, 2025Updated 6 months ago
- FPGA version of Rodinia in HLS C/C++☆42Dec 24, 2020Updated 5 years ago
- ☆49May 22, 2026Updated last week
- Bitstream relocation and manipulation tool.☆53Feb 20, 2026Updated 3 months ago
- OpenMP front-end based on LLVM for CGRAs☆10Oct 2, 2022Updated 3 years ago
- ☆20May 18, 2026Updated last week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ANSI-C benchmarks generated from Verilog RTL circuits with safety assertions. Used for Formal Property Verification.☆17Dec 1, 2018Updated 7 years ago
- ☆13Apr 15, 2025Updated last year
- A VHDL implementation of an AXI4 Master☆16Nov 7, 2017Updated 8 years ago
- Xilinx 14.7 patch for Win10 32/64☆31Jan 28, 2022Updated 4 years ago
- Logic circuit analysis and optimization☆49Feb 2, 2026Updated 3 months ago
- Prepare and optimize your KiCad PCB design for simulation with OpenEMS (https://github.com/thliebig/openEMS)☆31Apr 23, 2026Updated last month
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆31Dec 16, 2021Updated 4 years ago
- Rocq framework to define the semantics of CPU architectures☆30May 22, 2026Updated last week
- A fork of the Kissat SAT solver with additional features. Supports incremental solving.☆17Aug 13, 2022Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A Hardware Description Language that doesn't make you want to pull your hair out | read-only mirror of https://gitlab.com/spade-lang/spad…☆65May 21, 2026Updated last week
- FPGA implementation of the TRS-80 Color Computer 3 in Verilog, by Gary Becker et al.☆29Dec 10, 2015Updated 10 years ago
- Supplemental technology files for ASAP7 PDK with Synopsys design flow☆25Jan 27, 2023Updated 3 years ago
- Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.☆25Nov 29, 2024Updated last year
- E300 Development☆11Feb 1, 2024Updated 2 years ago
- DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"☆41Oct 3, 2023Updated 2 years ago
- AIM: Accelerating Arbitrary-precision Integer Multiplication on Heterogeneous Reconfigurable Computing Platform Versal ACAP (Full Paper a…☆26May 18, 2025Updated last year
- HeteroSim is a full system simulator supporting x86 multicore processors combined with a FPGA via bus-based architecture. Flexible design…☆21Jul 11, 2016Updated 9 years ago
- ☆21Apr 15, 2026Updated last month
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- Facilitates building open source tools for working with hardware description languages (HDLs)☆68Dec 4, 2019Updated 6 years ago
- An Open Source FPGA GroestlCoin Miner☆10Feb 11, 2018Updated 8 years ago
- A flexible and scalable development platform for modern FPGA projects.☆43May 17, 2026Updated last week
- A small 32-bit implementation of the RISC-V architecture☆33Apr 10, 2026Updated last month
- A bit-serial CPU☆20Sep 29, 2019Updated 6 years ago
- A fast, accurate trace-based simulator for High-Level Synthesis.☆75Dec 19, 2025Updated 5 months ago
- Re-coded Xilinx primitives for Verilator use☆54Jun 24, 2025Updated 11 months ago