kunalg123 / icc2_workshop_collateralsLinks
This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of raven_soc which was taped-out by Efabless Corp. Pvt. Ltd. VSD has not checked functionality for these collaterals, so please do not expect a functionality bug fix. These are used purely for PNR workshops and trainings
☆33Updated 5 years ago
Alternatives and similar repositories for icc2_workshop_collaterals
Users that are interested in icc2_workshop_collaterals are comparing it to the libraries listed below
Sorting:
- ☆34Updated 6 years ago
- General Purpose AXI Direct Memory Access☆51Updated last year
- Base on Synopsys platform using VCS,DC,ICC,PT.☆12Updated 4 years ago
- A verilog implementation for Network-on-Chip☆73Updated 7 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆70Updated 4 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆51Updated 4 years ago
- ☆55Updated 2 years ago
- This is a tutorial on standard digital design flow☆78Updated 4 years ago
- System Verilog and Emulation. Written all the five channels.☆34Updated 8 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆57Updated this week
- Xilinx AXI VIP example of use☆40Updated 4 years ago
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆56Updated last year
- SoC Based on ARM Cortex-M3☆32Updated last month
- SystemVerilog modules and classes commonly used for verification☆48Updated 5 months ago
- This repository presents ASIC design flow for UART utilizing RTL to GDS implementation This has been simulated on VCS and has been impl…☆18Updated last year
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆75Updated 7 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆63Updated 5 years ago
- verification of simple axi-based cache☆18Updated 6 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆67Updated 6 months ago
- reference block design for the ASAP7nm library in Cadence Innovus☆44Updated last year
- SRAM☆22Updated 4 years ago
- The memory model was leveraged from micron.☆22Updated 7 years ago
- AHB DMA 32 / 64 bits☆56Updated 10 years ago
- ☆20Updated 2 years ago
- This asynchrounous FIFO deisgn and UVM verificaiton is one case study of me. The design is based on Cliff Cumming's paper and the UVM is…☆60Updated last year
- Assertion-Based Formal Verification of an AHB2APB bridge, featuring SystemVerilog assertions, RTL designs, and detailed documentation inc…☆19Updated last year
- AXI Interconnect☆49Updated 3 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆103Updated 4 years ago
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆30Updated 4 years ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆62Updated last year