This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of raven_soc which was taped-out by Efabless Corp. Pvt. Ltd. VSD has not checked functionality for these collaterals, so please do not expect a functionality bug fix. These are used purely for PNR workshops and trainings
☆43Jun 3, 2020Updated 5 years ago
Alternatives and similar repositories for icc2_workshop_collaterals
Users that are interested in icc2_workshop_collaterals are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Skywater 130nm Klayout Device Generators PDK☆30Jul 12, 2024Updated last year
- Base on Synopsys platform using VCS,DC,ICC,PT.☆11May 29, 2021Updated 4 years ago
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆212Mar 8, 2020Updated 6 years ago
- A 10bit SAR ADC in Sky130☆34Dec 4, 2022Updated 3 years ago
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of ORCA which was taped-out by NTI.☆28Feb 11, 2024Updated 2 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Hdl21 Schematics☆16Jan 24, 2024Updated 2 years ago
- APB VIP (UVM)☆18Sep 6, 2018Updated 7 years ago
- An implementation of 5-stages RISC-V CPU☆13Jul 22, 2022Updated 3 years ago
- reference block design for the ASAP7nm library in Cadence Innovus☆59Jun 25, 2024Updated last year
- My local copy of UVM-SystemC☆14Apr 27, 2024Updated last year
- An Open Source Link Protocol and Controller☆29Jul 26, 2021Updated 4 years ago
- ☆15Sep 16, 2022Updated 3 years ago
- 5 Stage Pipelined RISC V Processor Design for RV32I Instruction Set☆10Sep 15, 2022Updated 3 years ago
- RISC-V 32-bit Linux From Scratch☆36May 10, 2020Updated 5 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- ☆10Oct 18, 2024Updated last year
- Championship Value Prediction (CVP) simulator.☆17Feb 17, 2021Updated 5 years ago
- Official implementation of the paper "HermesBDD: A Multi-Core and Multi-Platform Binary Decision Diagram Package" accepted @ DDECS 2023.☆13Jul 11, 2025Updated 8 months ago
- A UVM verification with a APB BFM (Bus functional model), connected to two write-only DAC and two read-only ADC slaves. The sequence gene…☆15Jul 7, 2018Updated 7 years ago
- AMC: Asynchronous Memory Compiler☆53Jun 29, 2020Updated 5 years ago
- Generate a Verilog Source file and testbench file for a given Moore FSM☆17Nov 18, 2012Updated 13 years ago
- A static site generator for photoessays.☆10Aug 10, 2017Updated 8 years ago
- Multi-instance MCTP daemon application.☆10Oct 7, 2024Updated last year
- ☆17Sep 19, 2022Updated 3 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- AVR CPU Core Implementation in Verilog HDL.☆14Oct 28, 2018Updated 7 years ago
- Fast Image Convolution in C++☆11Nov 4, 2019Updated 6 years ago
- Attempt to setup a bridge between AHB and I2C by constructing dedicated modules of AHB master , AHB slave , APB master , APB slave, I2C m…☆22Feb 25, 2019Updated 7 years ago
- 64-bit MISC Architecture CPU☆13Dec 13, 2016Updated 9 years ago
- ☆14Oct 24, 2022Updated 3 years ago
- Example of Chisel3 Diplomacy☆11Feb 23, 2022Updated 4 years ago
- 5-Stage Pipelined RV32I RISC-V Core design in Verilog-2005. It has 32 GPIO pins and it is FPGA synthesible.☆24Dec 4, 2022Updated 3 years ago
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆24Jan 20, 2021Updated 5 years ago
- HSPICE and MATLAB simulation files of a tracking SAR ADC☆26Jun 29, 2024Updated last year
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Fully-differential asynchronous non-binary 12-bit SAR-ADC☆42Jun 13, 2023Updated 2 years ago
- DTMF Receiver: Logic Synthesis and Physical Design using genus and innovus in 90nm process node☆14Dec 1, 2023Updated 2 years ago
- A Parallel Simulation Framework For Multicore Systems☆10May 20, 2017Updated 8 years ago
- converts ValueChangeDump-Files (vcd) to tikz-timing-diagrams☆16Nov 19, 2021Updated 4 years ago
- SAR ADC on tiny tapeout☆49Jan 29, 2025Updated last year
- ☆21Mar 19, 2026Updated last week
- Example using DDR2 memory and MIG IP on the Nexys 4 DDR / Nexys A7 FPGA Trainer☆36Jun 7, 2022Updated 3 years ago