kunalg123 / icc2_workshop_collateralsLinks
This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of raven_soc which was taped-out by Efabless Corp. Pvt. Ltd. VSD has not checked functionality for these collaterals, so please do not expect a functionality bug fix. These are used purely for PNR workshops and trainings
☆33Updated 5 years ago
Alternatives and similar repositories for icc2_workshop_collaterals
Users that are interested in icc2_workshop_collaterals are comparing it to the libraries listed below
Sorting:
- ☆33Updated 6 years ago
- General Purpose AXI Direct Memory Access☆50Updated last year
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆69Updated 4 years ago
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆55Updated last year
- System Verilog and Emulation. Written all the five channels.☆34Updated 8 years ago
- SoC Based on ARM Cortex-M3☆32Updated 2 weeks ago
- The memory model was leveraged from micron.☆22Updated 7 years ago
- uvm_axi4lite is a uvm package for modeling and verifying AXI4 Lite protocol☆22Updated 3 months ago
- A verilog implementation for Network-on-Chip☆73Updated 7 years ago
- ☆51Updated 2 years ago
- reference block design for the ASAP7nm library in Cadence Innovus☆44Updated 11 months ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆56Updated this week
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆63Updated 5 years ago
- SRAM☆22Updated 4 years ago
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of ORCA which was taped-out by NTI.☆18Updated last year
- 128KB AXI cache (32-bit in, 256-bit out)☆49Updated 4 years ago
- ☆49Updated 6 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆38Updated 2 years ago
- ☆23Updated 2 years ago
- Base on Synopsys platform using VCS,DC,ICC,PT.☆11Updated 4 years ago
- HYF's high quality verilog codes☆13Updated 5 months ago
- Synopsys Design compiler, VCS and Tetra-MAX☆18Updated 7 years ago
- ☆20Updated 2 years ago
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆34Updated 2 years ago
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆60Updated 4 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆64Updated 9 months ago
- This repository contain the implementaton of RV32I 5-Stage-Pipeline-Processor based on RISC-V ISA and designed on Verilog☆13Updated 3 months ago
- ☆26Updated last year
- This repository presents ASIC design flow for UART utilizing RTL to GDS implementation This has been simulated on VCS and has been impl…☆18Updated last year
- Xilinx AXI VIP example of use☆40Updated 4 years ago