kunalg123 / icc2_workshop_collaterals
This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of raven_soc which was taped-out by Efabless Corp. Pvt. Ltd. VSD has not checked functionality for these collaterals, so please do not expect a functionality bug fix. These are used purely for PNR workshops and trainings
☆26Updated 4 years ago
Related projects: ⓘ
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆57Updated 3 years ago
- A verilog implementation for Network-on-Chip☆60Updated 6 years ago
- ☆24Updated 5 years ago
- Base on Synopsys platform using VCS,DC,ICC,PT.☆11Updated 3 years ago
- This is a tutorial on standard digital design flow☆71Updated 3 years ago
- General Purpose AXI Direct Memory Access☆44Updated 4 months ago
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆41Updated 5 months ago
- SRAM☆19Updated 4 years ago
- A look ahead, round-robing parametrized arbiter written in Verilog.☆40Updated 4 years ago
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆23Updated 3 years ago
- The memory model was leveraged from micron.☆18Updated 6 years ago
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆43Updated 3 years ago
- ☆76Updated 2 months ago
- reference block design for the ASAP7nm library in Cadence Innovus☆30Updated 2 months ago
- eyeriss-chisel3☆35Updated 2 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆39Updated 3 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆43Updated 3 months ago
- EE 260 Winter 2017: Advanced VLSI Design☆57Updated 7 years ago
- Asynchronous fifo in verilog☆32Updated 8 years ago
- ☆35Updated 2 years ago
- ☆23Updated 4 years ago
- Complete tutorial code.☆10Updated 4 months ago
- Introductory course into static timing analysis (STA).☆54Updated 5 months ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆51Updated 8 months ago
- AXI4 BFM in Verilog☆32Updated 7 years ago
- ☆35Updated 5 years ago
- IEEE 754 floating point library in system-verilog and vhdl☆53Updated 3 months ago
- A RRAM addon for the NCSU FreePDK 45nm☆18Updated 2 years ago
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆26Updated last year
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆28Updated 2 years ago