Open stadard cell library for open 28nm process
☆17Jul 5, 2023Updated 3 years ago
Alternatives and similar repositories for OpenSTDCell28
Users that are interested in OpenSTDCell28 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Open source process design kit for 28nm open process☆86Apr 23, 2024Updated 2 years ago
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆23Nov 9, 2025Updated 8 months ago
- E-morphic: Scalable Equality Saturation for Structural Exploration in Logic Synthesis (DAC2025)☆29Jun 23, 2025Updated last year
- ☆19Jun 16, 2025Updated last year
- Supplemental technology files for ASAP7 PDK with Synopsys design flow☆25Jan 27, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆20Dec 29, 2014Updated 11 years ago
- ☆15Sep 14, 2020Updated 5 years ago
- ☆15Feb 6, 2021Updated 5 years ago
- ☆13Jan 20, 2023Updated 3 years ago
- Collection for submission (Hardware Model Checking Benchmark)☆13Nov 9, 2025Updated 8 months ago
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of ORCA which was taped-out by NTI.☆29Feb 11, 2024Updated 2 years ago
- Arithmetic multiplier benchmarks☆12Nov 13, 2017Updated 8 years ago
- Tools for manipulating CHC and related files☆15Apr 21, 2023Updated 3 years ago
- ILAng documentation☆10Nov 2, 2025Updated 8 months ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- This is a repo to store circuit design datasets☆19Jan 17, 2024Updated 2 years ago
- SMT-based Simultaneous Place-&-Route for Standard Cell Synthesis for PROBE 2.0☆19Jul 22, 2020Updated 5 years ago
- ☆24Feb 11, 2021Updated 5 years ago
- ☆15Jun 18, 2023Updated 3 years ago
- ☆14Jan 3, 2018Updated 8 years ago
- ☆30Jun 25, 2024Updated 2 years ago
- Generator of arithmetic circuits (multipliers, adders) and approximate circuits☆41Aug 15, 2025Updated 11 months ago
- ☆12Feb 10, 2025Updated last year
- ☆35May 25, 2026Updated last month
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- ☆18Nov 9, 2022Updated 3 years ago
- This github repository summarizes relevant papers for shift left techniques in electronic design automation (EDA).☆32Jun 17, 2026Updated last month
- Verilog projects for simulation and logic synthesis (Icarus Verilog, YOSYS)☆22Apr 28, 2021Updated 5 years ago
- Control Logic Synthesis: Drawing the Rest of the OWL☆13Jun 17, 2024Updated 2 years ago
- Fast Symbolic Repair of Hardware Design Code☆39Jan 20, 2025Updated last year
- ☆15Feb 5, 2026Updated 5 months ago
- Verilog code of Loongson's GS132 core☆12Dec 19, 2019Updated 6 years ago
- 8x PLL Clock Multiplier PLL Design with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving…☆15Jul 21, 2022Updated 4 years ago
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆13Aug 25, 2021Updated 4 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- AltOr32 - Alternative Lightweight OpenRisc CPU☆13Dec 17, 2015Updated 10 years ago
- ☆17Apr 16, 2024Updated 2 years ago
- A fork of the Kissat SAT solver with additional features. Supports incremental solving.☆16Aug 13, 2022Updated 3 years ago
- ☆15Dec 6, 2023Updated 2 years ago
- ☆16Jan 18, 2025Updated last year
- Use hardware performance counters to find mapping of addresses to L3 slices in Intel processors☆18Jul 30, 2023Updated 2 years ago
- sram/rram/mram.. compiler☆54Sep 11, 2023Updated 2 years ago