Open stadard cell library for open 28nm process
☆18Jul 5, 2023Updated 3 years ago
Alternatives and similar repositories for OpenSTDCell28
Users that are interested in OpenSTDCell28 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Open source process design kit for 28nm open process☆99Apr 23, 2024Updated 2 years ago
- ☆11Nov 19, 2015Updated 10 years ago
- Tensor computing core☆15Jul 8, 2026Updated 3 months ago
- ☆28Jun 16, 2025Updated last year
- Translate Chisel hardware design code to Scala simulation code.☆15May 15, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆15Feb 6, 2021Updated 5 years ago
- ☆16Sep 14, 2020Updated 6 years ago
- A Coq framework to support structural design and proof of hardware cache-coherence protocols☆15May 7, 2022Updated 4 years ago
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆26Updated this week
- Methodology that leverages FPV to automatically discover covert channels in hardware that is time-shared between processes. AutoCC operat…☆24Oct 25, 2024Updated 2 years ago
- Supplemental technology files for ASAP7 PDK with Synopsys design flow☆28Jan 27, 2023Updated 3 years ago
- ☆39May 25, 2026Updated 5 months ago
- E-morphic: Scalable Equality Saturation for Structural Exploration in Logic Synthesis (DAC2025)☆33Jun 23, 2025Updated last year
- ☆22Dec 29, 2014Updated 11 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Collection for submission (Hardware Model Checking Benchmark)☆13Nov 9, 2025Updated 11 months ago
- Arithmetic multiplier benchmarks☆12Nov 13, 2017Updated 8 years ago
- benchmarks for hls equivalence checking☆11Nov 22, 2022Updated 3 years ago
- 助记词碰撞器下载/私钥碰撞器下载☆11Mar 12, 2025Updated last year
- ☆24Feb 11, 2021Updated 5 years ago
- Course material for "Automation of Logical Reasoning"☆10May 26, 2025Updated last year
- ☆15Jun 18, 2023Updated 3 years ago
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of ORCA which was taped-out by NTI.☆33Feb 11, 2024Updated 2 years ago
- Arbitrary Cell Generator enables parametrized grid-free circuit layout creation☆17Jun 1, 2020Updated 6 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- ☆14Jan 3, 2018Updated 8 years ago
- Equivalence Verification Checking for Code Transformation via Equality Saturation☆13Jun 1, 2026Updated 5 months ago
- ILAng documentation☆12Nov 2, 2025Updated 11 months ago
- A DSL for formal verification of hardware and software systems using Rocq/Coq.☆13Updated this week
- ☆10May 21, 2021Updated 5 years ago
- This is a repo to store circuit design datasets☆19Jan 17, 2024Updated 2 years ago
- Verilog projects for simulation and logic synthesis (Icarus Verilog, YOSYS)☆22Apr 28, 2021Updated 5 years ago
- A fast sparse triangular solver compatible with SciPy.☆10Oct 10, 2026Updated 3 weeks ago
- Control Logic Synthesis: Drawing the Rest of the OWL☆13Jun 17, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Artifacts for "vCXLGen: Automated Synthesis and Verification of CXL Bridges for Heterogeneous Architectures", ASPLOS'26☆13Dec 22, 2025Updated 10 months ago
- This github repository summarizes relevant papers for shift left techniques in electronic design automation (EDA).☆37Jun 17, 2026Updated 4 months ago
- Fast Symbolic Repair of Hardware Design Code☆40Jan 20, 2025Updated last year
- Design of 6T, 8T and 10T SRAM Cells with Static Noise Margin Analysis☆17Dec 9, 2022Updated 3 years ago
- A digital circuit verification library for Lean4☆12Jul 29, 2026Updated 3 months ago
- Tools for manipulating CHC and related files☆15Apr 21, 2023Updated 3 years ago
- A tiny 3-stage RISC-V core written in Chisel.☆18Apr 14, 2023Updated 3 years ago