miscellaneousbits / linux-socfpga-sha3-miner
DE10 NANO SHA3-256 Proof of Work Miner
☆13Updated 4 years ago
Related projects ⓘ
Alternatives and complementary repositories for linux-socfpga-sha3-miner
- Xilinx PCIe to MIG DDR4 example designs and custom part data files☆35Updated 9 months ago
- SQRL FK33 board files, example designs and scripts.☆16Updated 2 years ago
- SHA256 in (System-) Verilog / Open Source FPGA Miner☆75Updated 6 years ago
- Cryptonight Monero Verilog code for ASIC☆20Updated 6 years ago
- FPGA CryptoNight V7 Minner☆29Updated 5 years ago
- RISCV model for Verilator/FPGA targets☆44Updated 5 years ago
- Bitcoin miner for Xilinx FPGAs☆93Updated 11 years ago
- FPGA referrence implementation for aion equihash 2109☆14Updated 6 years ago
- ☆51Updated 2 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆57Updated 2 years ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆43Updated 2 years ago
- Research Interan@BARC FPGA based High-Throughput Generic ECC Implementation in Binary Extension Field☆22Updated 7 years ago
- Releases for the NextJTAG tool☆23Updated 2 years ago
- ☆15Updated last year
- SHA-256 IP core for ZedBoard (Zynq SoC)☆29Updated 6 years ago
- This project aims at implementing an hardware accelerator peripheral for SHA256 hashing algorithm with AXI4 interfacing with PicoRV32 CPU…☆20Updated 2 years ago
- Elgamal's over Elliptic Curves☆17Updated 5 years ago
- Verilog implementation of the SHA-512 hash function.☆37Updated 3 years ago
- An open source FPGA miner for Blakecoin☆50Updated 10 years ago
- SHA256 hardware accelerator, synthesized for and mapped on the Zynq core of the Zybo board by Digilent☆23Updated 6 years ago
- ☆43Updated 3 years ago
- A demo system for Ibex including debug support and some peripherals☆54Updated 2 months ago
- Basic USB 1.1 Host Controller for small FPGAs☆85Updated 4 years ago
- ☆28Updated last week
- Zcash FPGA acceleration engine☆119Updated 4 years ago
- A simplified version of an FPGA bitcoin miner☆48Updated 5 years ago
- Open source hardware implementation of classic CryptoNight☆35Updated last year
- Verilog implementation of the 32-bit version of the Blake2 hash function☆21Updated last year
- Demo SoC for SiliconCompiler.☆52Updated last week
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆87Updated 4 years ago