miscellaneousbits / linux-socfpga-sha3-miner
DE10 NANO SHA3-256 Proof of Work Miner
☆13Updated 4 years ago
Alternatives and similar repositories for linux-socfpga-sha3-miner:
Users that are interested in linux-socfpga-sha3-miner are comparing it to the libraries listed below
- Xilinx PCIe to MIG DDR4 example designs and custom part data files☆36Updated last year
- SQRL FK33 board files, example designs and scripts.☆17Updated 2 years ago
- SHA256 in (System-) Verilog / Open Source FPGA Miner☆78Updated 7 years ago
- Cryptonight Monero Verilog code for ASIC☆20Updated 7 years ago
- Bitcoin miner for Xilinx FPGAs☆97Updated 11 years ago
- Releases for the NextJTAG tool☆23Updated 3 years ago
- FPGA referrence implementation for aion equihash 2109☆14Updated 6 years ago
- Bitstream relocation and manipulation tool.☆44Updated 2 years ago
- ☆44Updated 3 years ago
- An Open Source FPGA GroestlCoin Miner☆10Updated 7 years ago
- An open source FPGA miner for Blakecoin☆51Updated 10 years ago
- ☆18Updated 4 years ago
- ☆17Updated 3 years ago
- Bitfiltrator: A general approach for reverse-engineering Xilinx bitstream formats☆39Updated 2 years ago
- IEEE P1735 decryptor for VHDL☆31Updated 9 years ago
- FPGA CryptoNight V7 Minner☆30Updated 5 years ago
- FreeRTOS for RISC-V☆26Updated 6 years ago
- SHA-256 IP core for ZedBoard (Zynq SoC)☆31Updated 6 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆73Updated 2 years ago
- 📁 NEORV32 projects and exemplary setups for various FPGAs, boards and (open-source) toolchains.☆75Updated this week
- Example verilog / miner for crypto mining using AWS F1 instances☆30Updated 6 years ago
- Naive Educational RISC V processor☆80Updated 6 months ago
- Basic loadout for SQRL Acorn CLE 215/215+ board. Blinks all LEDs, outputs square waves on all 12 GPIO outputs☆66Updated 3 years ago
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆22Updated last year
- USB 2.0 FS Device controller IP core written in SystemVerilog☆36Updated 6 years ago
- Verilog implementation of the 32-bit version of the Blake2 hash function☆21Updated 3 weeks ago
- ☆30Updated 8 years ago
- SoftCPU/SoC engine-V☆54Updated last month
- demo project to show how to use vivado tcl scripts to do everything.☆14Updated 9 years ago
- RISCV model for Verilator/FPGA targets☆51Updated 5 years ago