Alternatives and similar repositories for linux-socfpga-sha3-miner

Users that are interested in linux-socfpga-sha3-miner are comparing it to the libraries listed below

• d953i / Custom_Part_Data_Files
  Xilinx PCIe to MIG DDR4 example designs and custom part data files
  ☆38Updated last year
• d953i / SQRL_FK33
  SQRL FK33 board files, example designs and scripts.
  ☆17Updated 2 years ago
• 0x2fed / FPGA-GroestlCoin-Miner
  An Open Source FPGA GroestlCoin Miner
  ☆10Updated 7 years ago
• aionnetwork / aion_epic_fpgaminer
  FPGA referrence implementation for aion equihash 2109
  ☆14Updated 6 years ago
• teknohog / Xilinx-Serial-Miner
  Bitcoin miner for Xilinx FPGAs
  ☆97Updated 11 years ago
• erinadreno / list_of_Xilinx_FPGAs
  ☆28Updated 9 months ago
• FPGA-Research / byteman
  Bitstream relocation and manipulation tool.
  ☆46Updated 2 years ago
• lulinchen / FPGA_CryptoNight_V7
  FPGA CryptoNight V7 Minner
  ☆30Updated 5 years ago
• Xilinx / blockchainacceleration
  ☆44Updated 3 years ago
• SquirrelsResearch / ethminer-sqrl
  SQRL Port of ethminer
  ☆11Updated 4 years ago
• j-marjanovic / otma-pin-re
  ☆18Updated 4 years ago
• amichai-bd / riscv-multi-core-lotr
  RISCV core RV32I/E.4 threads in a ring architecture
  ☆32Updated last year
• unixb0y / SystemVerilogSHA256
  SHA256 in (System-) Verilog / Open Source FPGA Miner
  ☆78Updated 7 years ago
• epfl-vlsc / bitfiltrator
  Bitfiltrator: A general approach for reverse-engineering Xilinx bitstream formats
  ☆42Updated 2 years ago
• mih0 / FPGA_Mining_AWS
  Example verilog / miner for crypto mining using AWS F1 instances
  ☆30Updated 6 years ago
• vfinotti / cortex-m0-soft-microcontroller
  Soft-microcontroller implementation of an ARM Cortex-M0
  ☆26Updated 6 years ago
• ee-uet / UETRV-PCore
  Linux Capable 32-bit RISC-V based SoC in System Verilog
  ☆60Updated 6 months ago
• rriggs / kintex-7-hpc-v2-board-files
  Vivado board files for the Kintex 7 HPC V2 FPGA board.
  ☆26Updated 4 years ago
• TiferKing / ypcb_00338_1p1_hack
  YPCB-00338-1P1 Hack
  ☆47Updated 5 months ago
• sipeed / TangMega-138KPro-example
  Tang Mega 138K Pro examples
  ☆70Updated last month
• subutai-attic / pars
  ☆30Updated 8 years ago
• ben-marshall / croyde-riscv
  A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.
  ☆44Updated 3 years ago
• maswx / vu13p
  国产VU13P加速卡资料
  ☆73Updated 2 months ago
• SeeedDocument / Spartan-Edge-Accelerator-Board
  ☆28Updated 5 years ago
• diogofferreira / fpga-miner
  A simplified version of an FPGA bitcoin miner
  ☆52Updated 5 years ago
• stremovsky / moneroasic
  Cryptonight Monero Verilog code for ASIC
  ☆20Updated 7 years ago
• Maetti79 / ethminer
  Maetti's Fork (Ethereum) + Altera/Intel OpenCL(FPGA)
  ☆41Updated 4 years ago
• pkorolov / zynq-fpga
  RISC-V Rocket on the Digilent Zybo Board
  ☆21Updated 10 years ago
• ChinaQMTECH / QM_XC7A35T_DDR3
  Xilinx Artix-7 FPGA Development Board
  ☆37Updated 5 years ago
• mattvenn / vga-clock
  Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.
  ☆60Updated 3 years ago