miscellaneousbits / linux-socfpga-sha3-minerLinks
DE10 NANO SHA3-256 Proof of Work Miner
☆13Updated 4 years ago
Alternatives and similar repositories for linux-socfpga-sha3-miner
Users that are interested in linux-socfpga-sha3-miner are comparing it to the libraries listed below
Sorting:
- Xilinx PCIe to MIG DDR4 example designs and custom part data files☆38Updated last year
- SQRL FK33 board files, example designs and scripts.☆17Updated 2 years ago
- SHA256 in (System-) Verilog / Open Source FPGA Miner☆79Updated 7 years ago
- SoC based on VexRiscv and ICE40 UP5K☆159Updated 4 months ago
- Bitcoin miner for Xilinx FPGAs☆97Updated 12 years ago
- Bitstream relocation and manipulation tool.☆47Updated 2 years ago
- RISCV model for Verilator/FPGA targets☆53Updated 5 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆75Updated 2 years ago
- SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA☆139Updated 2 years ago
- ☆38Updated 4 years ago
- ☆18Updated 4 years ago
- This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…☆78Updated last year
- IEEE P1735 decryptor for VHDL☆35Updated 10 years ago
- A completely open source implementation of a Bitcoin Miner for Altera and Xilinx FPGAs. This project hopes to promote the free and open d…☆173Updated 3 years ago
- 📁 NEORV32 projects and exemplary setups for various FPGAs, boards and (open-source) toolchains.☆79Updated this week
- Vivado board files for the Kintex 7 HPC V2 FPGA board.☆26Updated 4 years ago
- Naive Educational RISC V processor☆84Updated last month
- Soft-microcontroller implementation of an ARM Cortex-M0☆26Updated 6 years ago
- Fraunhofer IMS processor core. RISC-V ISA (RV32IM) with additional peripherals for embedded AI applications and smart sensors.☆96Updated 3 weeks ago
- Open source ISS and logic RISC-V 32 bit project☆54Updated last month
- FPGA referrence implementation for aion equihash 2109☆14Updated 6 years ago
- ☆63Updated 6 years ago
- A rudimental RISCV CPU supporting RV32I instructions, in VHDL☆122Updated 4 years ago
- An Open Source FPGA GroestlCoin Miner☆10Updated 7 years ago
- 国产VU13P加速卡资料☆73Updated 4 months ago
- PCIe (1.0a to 2.0) Virtual Root Complex model for Verilog, with Endpoint capabilities☆102Updated last week
- A simple DDR3 memory controller☆57Updated 2 years ago
- Verilog implementation of a RISC-V core☆121Updated 6 years ago
- RISC-V Rocket on the Digilent Zybo Board☆21Updated 10 years ago
- A Bitcoin miner for the Zynq chip utilizing the Zedboard.☆107Updated last year