miscellaneousbits / linux-socfpga-sha3-minerLinks
DE10 NANO SHA3-256 Proof of Work Miner
☆13Updated 5 years ago
Alternatives and similar repositories for linux-socfpga-sha3-miner
Users that are interested in linux-socfpga-sha3-miner are comparing it to the libraries listed below
Sorting:
- Xilinx PCIe to MIG DDR4 example designs and custom part data files☆39Updated last year
- SHA256 in (System-) Verilog / Open Source FPGA Miner☆83Updated 7 years ago
- SQRL FK33 board files, example designs and scripts.☆18Updated 3 years ago
- An Open Source FPGA GroestlCoin Miner☆10Updated 7 years ago
- FPGA referrence implementation for aion equihash 2109☆15Updated 7 years ago
- Bitstream relocation and manipulation tool.☆50Updated 3 years ago
- This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk☆37Updated 4 years ago
- Bitcoin miner for Xilinx FPGAs☆99Updated 12 years ago
- ☆40Updated 2 years ago
- Naive Educational RISC V processor☆94Updated 3 months ago
- ☆30Updated 8 years ago
- Soft-microcontroller implementation of an ARM Cortex-M0☆27Updated 6 years ago
- Verilog implementation of the SHA-512 hash function.☆44Updated 2 weeks ago
- FPGA250 aboard the eFabless Caravel☆32Updated 5 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 7 months ago
- My notes for DDR3 SDRAM controller☆43Updated 2 years ago
- Releases for the NextJTAG tool☆24Updated 4 years ago
- FPGA reference design for the the Swerv EH1 Core☆72Updated 6 years ago
- 256-bit vector processor based on the RISC-V vector (V) extension☆31Updated 4 years ago
- Quick'n'dirty FuseSoC+cocotb example☆19Updated last year
- RISC-V Nox core☆71Updated 6 months ago
- RISCV core RV32I/E.4 threads in a ring architecture☆33Updated 2 years ago
- Fraunhofer IMS processor core. RISC-V ISA (RV32IM) with additional peripherals for embedded AI applications and smart sensors.☆100Updated 7 months ago
- SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA☆147Updated 2 years ago
- FreeRTOS for RISC-V☆27Updated 7 years ago
- ☆41Updated 3 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆82Updated 3 years ago
- A simple three-stage RISC-V CPU☆25Updated 4 years ago
- RPHAX provides a quick automation flow to develop and prototype hardware accelerators on Xilinx FPGAs. Currently, the framework has suppo…☆21Updated 2 years ago
- ☆18Updated 5 years ago