miscellaneousbits / linux-socfpga-sha3-minerLinks
DE10 NANO SHA3-256 Proof of Work Miner
☆13Updated 5 years ago
Alternatives and similar repositories for linux-socfpga-sha3-miner
Users that are interested in linux-socfpga-sha3-miner are comparing it to the libraries listed below
Sorting:
- SHA256 in (System-) Verilog / Open Source FPGA Miner☆83Updated 7 years ago
- SQRL FK33 board files, example designs and scripts.☆18Updated 3 years ago
- Bitcoin miner for Xilinx FPGAs☆99Updated 12 years ago
- Releases for the NextJTAG tool☆24Updated 3 years ago
- An Open Source FPGA GroestlCoin Miner☆10Updated 7 years ago
- Xilinx PCIe to MIG DDR4 example designs and custom part data files☆39Updated last year
- Bitstream relocation and manipulation tool.☆50Updated 3 years ago
- FPGA referrence implementation for aion equihash 2109☆15Updated 7 years ago
- A completely open source implementation of a Bitcoin Miner for Altera and Xilinx FPGAs. This project hopes to promote the free and open d…☆176Updated 3 years ago
- A Bitcoin miner for the Zynq chip utilizing the Zedboard.☆107Updated 2 years ago
- Naive Educational RISC V processor☆92Updated 2 months ago
- SoC based on VexRiscv and ICE40 UP5K☆160Updated 8 months ago
- Verilog implementation of a RISC-V core☆133Updated 7 years ago
- ☆44Updated 4 years ago
- RISCV model for Verilator/FPGA targets☆53Updated 6 years ago
- A rudimental RISCV CPU supporting RV32I instructions, in VHDL☆124Updated 5 years ago
- Basic loadout for SQRL Acorn CLE 215/215+ board. Blinks all LEDs, outputs square waves on all 12 GPIO outputs☆69Updated 4 years ago
- Wishbone interconnect utilities☆43Updated 10 months ago
- Technology-agnostic Physical Unclonable Function (PUF) hardware module for any FPGA.☆136Updated 3 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆80Updated 3 years ago
- ☆26Updated 7 years ago
- Spen's Official OpenOCD Mirror☆51Updated 9 months ago
- 📁 NEORV32 projects and exemplary setups for various FPGAs, boards and (open-source) toolchains.☆86Updated last week
- A simple three-stage RISC-V CPU☆24Updated 4 years ago
- FreeRTOS for RISC-V☆27Updated 6 years ago
- HF-RISC SoC☆39Updated last month
- FPGA250 aboard the eFabless Caravel☆32Updated 4 years ago
- ☆68Updated 3 years ago
- A collection of debugging busses developed and presented at zipcpu.com☆42Updated last year
- An open source FPGA miner for Blakecoin☆52Updated 11 years ago