miscellaneousbits / linux-socfpga-sha3-minerLinks
DE10 NANO SHA3-256 Proof of Work Miner
☆13Updated 4 years ago
Alternatives and similar repositories for linux-socfpga-sha3-miner
Users that are interested in linux-socfpga-sha3-miner are comparing it to the libraries listed below
Sorting:
- SHA256 in (System-) Verilog / Open Source FPGA Miner☆80Updated 7 years ago
- Xilinx PCIe to MIG DDR4 example designs and custom part data files☆38Updated last year
- SQRL FK33 board files, example designs and scripts.☆17Updated 2 years ago
- Bitstream relocation and manipulation tool.☆47Updated 2 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆75Updated 2 years ago
- FPGA referrence implementation for aion equihash 2109☆14Updated 7 years ago
- YPCB-00338-1P1 Hack☆57Updated 7 months ago
- Bitcoin miner for Xilinx FPGAs☆97Updated 12 years ago
- ☆18Updated 4 years ago
- SoC based on VexRiscv and ICE40 UP5K☆159Updated 4 months ago
- RISCV core RV32I/E.4 threads in a ring architecture☆32Updated 2 years ago
- SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA☆140Updated 2 years ago
- 国产VU13P加速卡资料☆76Updated 4 months ago
- Verilog implementation of the SHA-512 hash function.☆39Updated 4 months ago
- Bitfiltrator: A general approach for reverse-engineering Xilinx bitstream formats☆45Updated 2 years ago
- Technology-agnostic Physical Unclonable Function (PUF) hardware module for any FPGA.☆134Updated 2 years ago
- FPGA reference design for the the Swerv EH1 Core☆71Updated 5 years ago
- A simple DDR3 memory controller☆58Updated 2 years ago
- This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk☆31Updated 4 years ago
- Vivado board files for the Kintex 7 HPC V2 FPGA board.☆26Updated 5 years ago
- Documenting the Catapult v3 SmartNIC FPGA boards (Dragontails Peak & Longs Peak)☆147Updated last year
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆45Updated 3 years ago
- Demo SoC for SiliconCompiler.☆60Updated 2 months ago
- RISCV model for Verilator/FPGA targets☆53Updated 5 years ago
- ChipScoPy (ChipScope Python API) is an open source Python API to the various ChipScope services provided by the TCF-based (Target Communi…☆57Updated this week
- FPGA250 aboard the eFabless Caravel☆30Updated 4 years ago
- RPHAX provides a quick automation flow to develop and prototype hardware accelerators on Xilinx FPGAs. Currently, the framework has suppo…☆19Updated 2 years ago
- UART 16550 core☆37Updated 11 years ago
- 10GbE XGMII TCP/IPv4 packet generator for Verilog☆23Updated 6 months ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆21Updated 2 years ago