Alternatives and similar repositories for linux-socfpga-sha3-miner:

Users that are interested in linux-socfpga-sha3-miner are comparing it to the libraries listed below

• d953i / Custom_Part_Data_Files
  Xilinx PCIe to MIG DDR4 example designs and custom part data files
  ☆35Updated last year
• 0x2fed / FPGA-GroestlCoin-Miner
  An Open Source FPGA GroestlCoin Miner
  ☆10Updated 7 years ago
• teknohog / Xilinx-Serial-Miner
  Bitcoin miner for Xilinx FPGAs
  ☆97Updated 11 years ago
• d953i / SQRL_FK33
  SQRL FK33 board files, example designs and scripts.
  ☆17Updated 2 years ago
• NextDesignSolutions / NextJtag
  Releases for the NextJTAG tool
  ☆23Updated 3 years ago
• paulscherrerinstitute / xvcSupport
  ☆18Updated 4 years ago
• SquirrelsResearch / ethminer-sqrl
  SQRL Port of ethminer
  ☆11Updated 4 years ago
• Xilinx / blockchainacceleration
  ☆44Updated 3 years ago
• unixb0y / SystemVerilogSHA256
  SHA256 in (System-) Verilog / Open Source FPGA Miner
  ☆78Updated 7 years ago
• FPGA-Research / byteman
  Bitstream relocation and manipulation tool.
  ☆44Updated 2 years ago
• rriggs / kintex-7-hpc-v2-board-files
  Vivado board files for the Kintex 7 HPC V2 FPGA board.
  ☆26Updated 4 years ago
• aionnetwork / aion_epic_fpgaminer
  FPGA referrence implementation for aion equihash 2109
  ☆14Updated 6 years ago
• lulinchen / FPGA_CryptoNight_V7
  FPGA CryptoNight V7 Minner
  ☆30Updated 5 years ago
• amichai-bd / riscv-multi-core-lotr
  RISCV core RV32I/E.4 threads in a ring architecture
  ☆32Updated last year
• YosysHQ / nerv
  Naive Educational RISC V processor
  ☆79Updated 5 months ago
• diogofferreira / fpga-miner
  A simplified version of an FPGA bitcoin miner
  ☆52Updated 5 years ago
• m-labs / VexRiscv-verilog
  Using VexRiscv without installing Scala
  ☆38Updated 3 years ago
• j-marjanovic / jtag-quartus-ft232h
  ☆45Updated 3 years ago
• 0x2fed / FPGA-Keccak-Miner
  ☆19Updated 6 years ago
• rdolbeau / VexRiscvBPluginGenerator
  ☆17Updated 2 years ago
• laura-regan / Bitcoiner-Expansion-Board
  Expansion board for the EBAZ4205 bitcoin miner. It includes a HDMI output, FT2232H based JTAG programmer and UART, 12V to 5V buck convert…
  ☆12Updated 3 years ago
• KULeuven-COSIC / CryptoNightHaven-FPGA-miner
  Mining CryptoNight Haven on the Varium C1100
  ☆10Updated 3 years ago
• secworks / sha512
  Verilog implementation of the SHA-512 hash function.
  ☆38Updated 3 years ago
• j-marjanovic / otma-pin-re
  ☆17Updated 3 years ago
• rkharris12 / fpga_bitcoin_miner
  ☆58Updated 3 years ago
• esynr3z / usb20dev
  USB 2.0 FS Device controller IP core written in SystemVerilog
  ☆35Updated 6 years ago
• openhwgroup / riscv-ovpsim-corev
  ☆11Updated last year
• erinadreno / list_of_Xilinx_FPGAs
  ☆25Updated 6 months ago
• stnolting / riscv-debug-dtm
  🐛 JTAG debug transport module (DTM) - compatible to the RISC-V debug specification.
  ☆26Updated 2 years ago
• ucb-cs250 / caravel_fpga250
  FPGA250 aboard the eFabless Caravel
  ☆29Updated 4 years ago