miscellaneousbits / linux-socfpga-sha3-minerLinks
DE10 NANO SHA3-256 Proof of Work Miner
☆13Updated 5 years ago
Alternatives and similar repositories for linux-socfpga-sha3-miner
Users that are interested in linux-socfpga-sha3-miner are comparing it to the libraries listed below
Sorting:
- SHA256 in (System-) Verilog / Open Source FPGA Miner☆83Updated 7 years ago
- Xilinx PCIe to MIG DDR4 example designs and custom part data files☆39Updated last year
- FPGA referrence implementation for aion equihash 2109☆15Updated 7 years ago
- SQRL FK33 board files, example designs and scripts.☆18Updated 3 years ago
- Bitcoin miner for Xilinx FPGAs☆99Updated 12 years ago
- Releases for the NextJTAG tool☆24Updated 3 years ago
- Verilog implementation of the SHA-512 hash function.☆43Updated 9 months ago
- An Open Source FPGA GroestlCoin Miner☆10Updated 7 years ago
- An open source FPGA miner for Blakecoin☆52Updated 11 years ago
- Bitstream relocation and manipulation tool.☆50Updated 3 years ago
- RISCV model for Verilator/FPGA targets☆53Updated 6 years ago
- ☆18Updated 4 years ago
- 国产VU13P加速卡资料☆81Updated 9 months ago
- IEEE P1735 decryptor for VHDL☆39Updated 10 years ago
- Technology-agnostic Physical Unclonable Function (PUF) hardware module for any FPGA.☆137Updated 3 years ago
- A completely open source implementation of a Bitcoin Miner for Altera and Xilinx FPGAs. This project hopes to promote the free and open d…☆176Updated 3 years ago
- FPGA reference design for the the Swerv EH1 Core☆72Updated 6 years ago
- SCARV: a side-channel hardened RISC-V platform☆22Updated 4 years ago
- YPCB-00338-1P1 Hack☆75Updated last year
- HF-RISC SoC☆39Updated 2 months ago
- UNSUPPORTED INTERNAL toolchain builds☆47Updated last month
- Open-source high performance AXI4-based HyperRAM memory controller☆81Updated 3 years ago
- RISCV core RV32I/E.4 threads in a ring architecture☆33Updated 2 years ago
- Python interface to PCIE☆40Updated 7 years ago
- SHA-256 IP core for ZedBoard (Zynq SoC)☆31Updated 7 years ago
- FPGA CryptoNight V7 Minner☆31Updated 6 years ago
- Vivado board files for the Kintex 7 HPC V2 FPGA board.☆25Updated 5 years ago
- Using VexRiscv without installing Scala☆39Updated 4 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆85Updated last year
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆88Updated 4 years ago