Utility scripts to configure processors, perform synthesis, load onto FPGAs, and other tasks related to ProcessorCI.
☆17Dec 7, 2025Updated 3 months ago
Alternatives and similar repositories for processor_ci
Users that are interested in processor_ci are comparing it to the libraries listed below
Sorting:
- Processor CI project Website☆10Jul 1, 2025Updated 8 months ago
- Controller module for RISC-V core CI/CD☆17May 23, 2025Updated 9 months ago
- Multi-cycle RISC-V processor with RV32I/E[M] implementation, built during a few days off.☆17Oct 29, 2024Updated last year
- This repository contains an API and examples for the use of a FS1000A(transmitter) + MK-RM-5V(receiver) 433MHz Radio Frequency module wit…☆14Nov 25, 2021Updated 4 years ago
- Kinematics is a simple 2D physics engine for games.☆20Aug 14, 2025Updated 7 months ago
- A simple program to simulate artificial life using attraction/repulsion forces between many particles.☆17Oct 19, 2022Updated 3 years ago
- Testing processors with Random Instruction Generation☆57Jan 13, 2026Updated 2 months ago
- Mirror only see https://gitlab.rtems.org/rtems/docs/rtems-docs/☆10Mar 13, 2026Updated last week
- M-extension for RISC-V cores.☆33Nov 21, 2024Updated last year
- RISCV implementation in Verilog (RV32I spec)☆18Nov 5, 2025Updated 4 months ago
- A simple particle simulation made with python and pygame.☆13Jan 21, 2021Updated 5 years ago
- RISC-V processor model☆11Nov 10, 2020Updated 5 years ago
- Scripts to recover (accidentally) deleted files from ext3 partitions☆14Aug 16, 2017Updated 8 years ago
- ☆17Jan 27, 2025Updated last year
- RISC-V System on Chip Builder☆12Sep 27, 2020Updated 5 years ago
- A harvard architecture CPU based on RISC-V.☆16Aug 25, 2023Updated 2 years ago
- ☆10Mar 12, 2026Updated last week
- Linux 4 for Caninos Labrador V3☆14Sep 25, 2023Updated 2 years ago
- A small and simple rv32i core written in Verilog☆17Jul 29, 2022Updated 3 years ago
- The official Snap package of the FreeCAD project☆13Mar 7, 2026Updated 2 weeks ago
- XFS readonly driver for Windows☆15Jun 30, 2012Updated 13 years ago
- ☆18Mar 25, 2024Updated last year
- Build scripts of ci.rvperf.org☆12Feb 1, 2026Updated last month
- ☆12May 8, 2025Updated 10 months ago
- An FPGA-based RISC-V CPU☆16Dec 7, 2021Updated 4 years ago
- Misc documentation and specifications☆14Feb 26, 2022Updated 4 years ago
- Firmware for supported CAN adapters☆12Mar 4, 2015Updated 11 years ago
- OpenRISC Conference Website☆16Aug 15, 2024Updated last year
- NVIDIA SocketCAN drivers for Bosch Time Triggered M_CAN and Tegra Hypervisor sec CAN☆12Dec 26, 2021Updated 4 years ago
- Procyon is the brightest star in the constellation of Canis Minor. But it's also the name of my RISC-V out-of-order processor.☆12Apr 6, 2023Updated 2 years ago
- Sphinx themes ("stanford" and "neo-rtd") based on readthedocs.org☆10Jan 9, 2017Updated 9 years ago
- ☆14Nov 15, 2024Updated last year
- Little cpu in verilog.☆11May 20, 2023Updated 2 years ago
- Plotting workbench for FreeCAD.☆14Jan 21, 2026Updated 2 months ago
- [DEPRECATED] Moved to ROCm/rocm-libraries repo☆12Mar 2, 2026Updated 2 weeks ago
- new gopherspace, will be mostly programming/tech writeups☆16Oct 31, 2020Updated 5 years ago
- Code handling the PostgreSQL mailinglist archives☆19Mar 3, 2026Updated 2 weeks ago
- Object-state-based & entity component system (ECS) 2D framework written in C++ 17.☆20Sep 9, 2024Updated last year
- This project was done as part of a study of Machine Learning, Image Processing and Cybersecurity☆17Apr 9, 2019Updated 6 years ago