hossein1387 / pito_riscvView external linksLinks
A Barrel design of RV32I
☆22Jul 30, 2023Updated 2 years ago
Alternatives and similar repositories for pito_riscv
Users that are interested in pito_riscv are comparing it to the libraries listed below
Sorting:
- BARVINN: A Barrel RISC-V Neural Network Accelerator: https://barvinn.readthedocs.io/en/latest/☆94Jan 5, 2025Updated last year
- scratchip is a framework that can help to build your Chisel and Verilog/Systemverilog project easier.☆15Nov 2, 2022Updated 3 years ago
- Reconfigurable Binary Engine☆17Mar 23, 2021Updated 4 years ago
- Quite OK image compression Verilog implementation☆23Nov 27, 2024Updated last year
- OpenSoC Fabric - A Network-On-Chip Generator☆18Jun 12, 2017Updated 8 years ago
- C++ RTL simulator for EIE(https://arxiv.org/abs/1602.01528)☆23Mar 17, 2021Updated 4 years ago
- Verilog Ethernet components for FPGA implementation☆22Jun 26, 2023Updated 2 years ago
- ☆22Sep 27, 2022Updated 3 years ago
- A VHDL code generator for wallace tree multiplier☆10Apr 15, 2020Updated 5 years ago
- Vivado board files for the Kintex 7 HPC V2 FPGA board.☆25Jul 31, 2020Updated 5 years ago
- Educational verilog library that supports IEEE754 floating point arithmetic with a parametrizable mantissa and exponent☆32Mar 13, 2025Updated 11 months ago
- Лабораторные работы по ЦОС (python)☆10Apr 28, 2025Updated 9 months ago
- NucleusRV (rv32-imf) - A 32-bit 5 staged pipelined risc-v core.☆77Jan 16, 2026Updated last month
- Face Verification Example with Flower / Federated Learning☆12Apr 3, 2023Updated 2 years ago
- A Python implementation of the Hopfield network used to solve the traveling salesman problem☆10Apr 11, 2019Updated 6 years ago
- HPA2021 solution (3rd place)☆10Oct 13, 2021Updated 4 years ago
- Kinematic and dynamic models of continuum and articulated soft robots.☆15Nov 22, 2025Updated 2 months ago
- Small footprint and configurable SPI core☆46Updated this week
- RTL implementation of TFlite FPGA accelerator and RISC-V controller. 3D Object Detection based on LiDAR Point Clouds.☆15Mar 12, 2023Updated 2 years ago
- A tool for modeling FSMs by VHDL or Verilog☆11Feb 9, 2026Updated last week
- Synchronous Message Exchange☆11Feb 3, 2026Updated last week
- A mini development environment for developing and troubleshooting the Cypress PSoC Digital Filter Block☆11Mar 23, 2020Updated 5 years ago
- An artificial matrix generator in C☆12Feb 16, 2023Updated 3 years ago
- Snapshot of the April 2000 XSOC/xr16 Project Beta 0.93, collateral for Jan Gray's series "Building a RISC System in an FPGA" published in…☆12Jan 7, 2023Updated 3 years ago
- Code for the paper "Faster Neural Network Training with Approximate Tensor Operations"☆10Oct 23, 2021Updated 4 years ago
- BERT Sentiment Classification on the IMDb Large Movie Review Dataset.☆16Sep 8, 2022Updated 3 years ago
- MATLAB function to fill an area with hatching ~~or speckling~~☆11Mar 4, 2018Updated 7 years ago
- ☆14Apr 14, 2025Updated 10 months ago
- ☆12Nov 28, 2024Updated last year
- ☆44Mar 12, 2025Updated 11 months ago
- This repository provides an FPGA-based solution for executing object detection, focusing specifically on the popular YOLOv5 model archite…☆50Jan 12, 2026Updated last month
- Sample scripts for FPGA-based AI Edge Contest 2019☆12Mar 20, 2020Updated 5 years ago
- A survey of manufacturer-provided DRAM operating parameters and timings as specified by DRAM chip datasheets from between 1970 and 2021. …☆11May 4, 2022Updated 3 years ago
- Residual vector quantization for KV cache compression in large language model☆11Oct 22, 2024Updated last year
- ☆19Nov 20, 2025Updated 2 months ago
- A merged read deduplication tool capable to perform merged read deduplication on single end data.☆12Sep 4, 2024Updated last year
- IO expansion board compatible with Digilent Arty A7☆11Aug 7, 2023Updated 2 years ago
- ☆11Aug 4, 2022Updated 3 years ago
- ☆12Jul 9, 2021Updated 4 years ago