A Barrel design of RV32I
☆22Jul 30, 2023Updated 2 years ago
Alternatives and similar repositories for pito_riscv
Users that are interested in pito_riscv are comparing it to the libraries listed below
Sorting:
- BARVINN: A Barrel RISC-V Neural Network Accelerator: https://barvinn.readthedocs.io/en/latest/☆94Jan 5, 2025Updated last year
- Understanding the interplay between memorization and generalization in neural networks, featuring MAT, a learning algorithm to enhance ro…☆40Dec 19, 2024Updated last year
- Reconfigurable Binary Engine☆17Mar 23, 2021Updated 4 years ago
- scratchip is a framework that can help to build your Chisel and Verilog/Systemverilog project easier.☆15Nov 2, 2022Updated 3 years ago
- Quite OK image compression Verilog implementation☆23Nov 27, 2024Updated last year
- OpenSoC Fabric - A Network-On-Chip Generator☆18Jun 12, 2017Updated 8 years ago
- C++ RTL simulator for EIE(https://arxiv.org/abs/1602.01528)☆23Mar 17, 2021Updated 4 years ago
- ☆22Sep 27, 2022Updated 3 years ago
- Vivado board files for the Kintex 7 HPC V2 FPGA board.☆25Jul 31, 2020Updated 5 years ago
- Educational verilog library that supports IEEE754 floating point arithmetic with a parametrizable mantissa and exponent☆32Mar 13, 2025Updated 11 months ago
- Лабораторные работы по ЦОС (python)☆10Apr 28, 2025Updated 10 months ago
- NucleusRV (rv32-imafc) - A 32-bit 5 staged pipelined risc-v core.☆77Feb 25, 2026Updated last week
- Kinematic and dynamic models of continuum and articulated soft robots.☆15Nov 22, 2025Updated 3 months ago
- Face Verification Example with Flower / Federated Learning☆12Apr 3, 2023Updated 2 years ago
- FPGA acceleration of arbitrary precision floating point computations.☆40May 17, 2022Updated 3 years ago
- Convolutional Channel-wise Competitive Learning for the Forward-Forward Algorithm. AAAI 2024☆12Jun 27, 2024Updated last year
- HPA2021 solution (3rd place)☆10Oct 13, 2021Updated 4 years ago
- A Python implementation of the Hopfield network used to solve the traveling salesman problem☆10Apr 11, 2019Updated 6 years ago
- Small footprint and configurable SPI core☆46Feb 11, 2026Updated 3 weeks ago
- RTL implementation of TFlite FPGA accelerator and RISC-V controller. 3D Object Detection based on LiDAR Point Clouds.☆16Mar 12, 2023Updated 2 years ago
- ☆12Nov 28, 2024Updated last year
- A mini development environment for developing and troubleshooting the Cypress PSoC Digital Filter Block☆11Mar 23, 2020Updated 5 years ago
- Synchronous Message Exchange☆11Feb 3, 2026Updated last month
- BERT Sentiment Classification on the IMDb Large Movie Review Dataset.☆16Sep 8, 2022Updated 3 years ago
- A tool for modeling FSMs by VHDL or Verilog☆11Mar 1, 2026Updated last week
- Code for the paper "Faster Neural Network Training with Approximate Tensor Operations"☆10Oct 23, 2021Updated 4 years ago
- An artificial matrix generator in C☆12Feb 16, 2023Updated 3 years ago
- ☆14Apr 14, 2025Updated 10 months ago
- ☆44Mar 12, 2025Updated 11 months ago
- This repository provides an FPGA-based solution for executing object detection, focusing specifically on the popular YOLOv5 model archite…☆51Jan 12, 2026Updated last month
- ☆13Dec 10, 2022Updated 3 years ago
- This repository is outdated and the related functionality has been migrated to https://github.com/easysoc/easysoc-firrtl☆11Nov 3, 2021Updated 4 years ago
- FPGA-based HyperLogLog Accelerator☆12Jul 13, 2020Updated 5 years ago
- ☆12Jul 9, 2021Updated 4 years ago
- Proof of Concept to learn Amaranth as an entry effort for Supercon's RTL design competition☆10Nov 11, 2022Updated 3 years ago
- A survey of manufacturer-provided DRAM operating parameters and timings as specified by DRAM chip datasheets from between 1970 and 2021. …☆11May 4, 2022Updated 3 years ago
- CLI utilty to work out proper constants for vpternlogic instruction☆13Jan 22, 2023Updated 3 years ago
- PolyLib official git.☆11Jan 27, 2026Updated last month
- Build a TensorFlow Lite based computer vision emoji input device with OpenMV 📷 → ✋ 👎 👍 👊☆12Nov 28, 2022Updated 3 years ago