A Barrel design of RV32I
☆22Jul 30, 2023Updated 2 years ago
Alternatives and similar repositories for pito_riscv
Users that are interested in pito_riscv are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- BARVINN: A Barrel RISC-V Neural Network Accelerator: https://barvinn.readthedocs.io/en/latest/☆96Jan 5, 2025Updated last year
- Reconfigurable Binary Engine☆17Mar 23, 2021Updated 5 years ago
- Spiking Neural Network Accelerator☆15May 18, 2022Updated 3 years ago
- ☆13May 14, 2024Updated last year
- RTL design and implementation of a 4x4 Network-on-Chip (NoC) with a mesh topology. This project includes SystemVerilog modules for buffer…☆28Jul 12, 2024Updated last year
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- ☆12Nov 28, 2024Updated last year
- FPGA Labs for EECS 151/251A (Fall 2021)☆12Oct 20, 2021Updated 4 years ago
- ☆13Dec 10, 2022Updated 3 years ago
- Low level design of a chip built for optimizing/accelerating CNN classifiers over gray scale images.☆13May 14, 2019Updated 6 years ago
- Hardware-side component of Hastlayer for Microsoft Project Catapult FPGAs. See https://hastlayer.com for details.☆13Mar 28, 2020Updated 6 years ago
- Whisk: 16-bit serial processor for TT02☆13Sep 30, 2024Updated last year
- Verilator open-source SystemVerilog simulator and lint system☆23Apr 30, 2026Updated last week
- ☆35Apr 21, 2026Updated 2 weeks ago
- RISCV implementation in Verilog (RV32I spec)☆18Nov 5, 2025Updated 6 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Generate UVM testbench framework template files with Python 3☆26Dec 23, 2019Updated 6 years ago
- ☆12Mar 27, 2024Updated 2 years ago
- Quite OK image compression Verilog implementation☆23Nov 27, 2024Updated last year
- ☆15May 17, 2025Updated 11 months ago
- A Convolutional Neural Network (CNN) hardware accelerator for image recognition☆15Jul 14, 2019Updated 6 years ago
- OpenSoC Fabric - A Network-On-Chip Generator☆18Jun 12, 2017Updated 8 years ago
- A curated list of blockchain security Capture the Flag (CTF) competitions☆15Jan 31, 2021Updated 5 years ago
- FreeRTOS kernel, distributed as standard C source files with configuration header file, for use with the PSoC 6 MCU.☆21Dec 18, 2025Updated 4 months ago
- A flexible and scalable development platform for modern FPGA projects.☆42Apr 27, 2026Updated last week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ☆44Mar 12, 2025Updated last year
- A Chisel implementation for an FPGA Pin Finder thru UART☆17Sep 24, 2024Updated last year
- ☆13May 2, 2026Updated last week
- Open source firmware for iCELink on iCESugar nano FPGA dev board.☆15Jul 3, 2022Updated 3 years ago
- Port TCC (Tiny C Compiler) to support Risc-V 32 targets (specifically for the ESP32-C3). This project is a work-in-progress and is not cu…☆75Jan 1, 2026Updated 4 months ago
- Download proccedings from DVCon☆24Mar 29, 2026Updated last month
- VeRLPy is an open-source python library developed to improve the digital hardware verification process by using Reinforcement Learning (R…☆31Oct 5, 2022Updated 3 years ago
- Simple template-based UVM code generator☆30Apr 15, 2026Updated 3 weeks ago
- Port face-following capabilities to the PULP-shield, and run it on the Crazyflie 2.0☆17Sep 2, 2021Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Deep learning accelerator for convolutional layer (convolution operation) and fully-connected layer(matrix-multiplication).☆20Nov 18, 2018Updated 7 years ago
- RISC-V user-mode emulator that runs DooM☆58Apr 27, 2019Updated 7 years ago
- A VHDL code generator for wallace tree multiplier☆10Apr 15, 2020Updated 6 years ago
- Example of how to use UVM with Verilator☆45Apr 20, 2026Updated 2 weeks ago
- NucleusRV (RV32-IMAFC) - A 32-bit 5 staged pipelined risc-v core.☆79Apr 29, 2026Updated last week
- This repository provides an FPGA-based solution for executing object detection, focusing specifically on the popular YOLOv5 model archite…☆55Jan 12, 2026Updated 3 months ago
- Benchmarking machine learning inferencing on embedded hardware.☆26Jul 18, 2025Updated 9 months ago