A Barrel design of RV32I
☆22Jul 30, 2023Updated 3 years ago
Alternatives and similar repositories for pito_riscv
Users that are interested in pito_riscv are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- BARVINN: A Barrel RISC-V Neural Network Accelerator: https://barvinn.readthedocs.io/en/latest/☆99Jan 5, 2025Updated last year
- Understanding the interplay between memorization and generalization in neural networks, featuring MAT, a learning algorithm to enhance ro…☆41Dec 19, 2024Updated last year
- Reconfigurable Binary Engine☆18Mar 23, 2021Updated 5 years ago
- Repository containing code for "U-Net Fixed-Point Quantization for Medical Image Segmentation" paper at MICCAI2019☆84Jun 5, 2022Updated 4 years ago
- Spiking Neural Network Accelerator☆15May 18, 2022Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Official implementation of "Multi-scale Feature Learning Dynamics: Insights for Double Descent".☆17Jun 10, 2022Updated 4 years ago
- BRISKI ( Barrel RISC-V for Kilo-core Implementations ) is a fast and compact RISC-V barrel processor core that emphasize high throughput …☆32Aug 9, 2026Updated last week
- Code for `LLM2VEC-GEN: Generative Embeddings from Large Language Models`☆75Apr 5, 2026Updated 4 months ago
- A hands-on & simple tutorial for out-of-distribution generalization.☆18Apr 23, 2022Updated 4 years ago
- Snapshot of the April 2000 XSOC/xr16 Project Beta 0.93, collateral for Jan Gray's series "Building a RISC System in an FPGA" published in…☆13Jan 7, 2023Updated 3 years ago
- ☆14May 14, 2024Updated 2 years ago
- Discovering environments with XRM☆18Dec 6, 2024Updated last year
- u[Dark]RISC -- "micro-darkrisc" -- an early 16-bit micro-RISC processor defined before DarkRISCV☆19Jul 25, 2023Updated 3 years ago
- ☆14Dec 10, 2022Updated 3 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Hardware-side component of Hastlayer for Microsoft Project Catapult FPGAs. See https://hastlayer.com for details.☆13Mar 28, 2020Updated 6 years ago
- Low level design of a chip built for optimizing/accelerating CNN classifiers over gray scale images.☆13May 14, 2019Updated 7 years ago
- RISC-V Playground on Nandland Go☆16Mar 2, 2023Updated 3 years ago
- Whisk: 16-bit serial processor for TT02☆13Sep 30, 2024Updated last year
- Quite OK image compression Verilog implementation☆24Nov 27, 2024Updated last year
- RISCV implementation in Verilog (RV32I spec)☆17Nov 5, 2025Updated 9 months ago
- Vivado board files for the Kintex 7 HPC V2 FPGA board.☆25Jul 31, 2020Updated 6 years ago
- A VHDL code generator for wallace tree multiplier☆10Apr 15, 2020Updated 6 years ago
- ☆15May 17, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- CH32V003 is an ultra-cheap RISC-V MCU with 2KB SRAM, 16KB flash, and up to 18 GPIOs☆16Jan 21, 2023Updated 3 years ago
- OpenSoC Fabric - A Network-On-Chip Generator☆18Jun 12, 2017Updated 9 years ago
- LLM4DV☆23Sep 30, 2024Updated last year
- verilog modules☆15May 4, 2020Updated 6 years ago
- ☆45Mar 12, 2025Updated last year
- 北京邮电大学 2023-2024 春季学期《数字逻辑与数字系统课程设计》——电子钟、药片装瓶系统和贪吃蛇☆24Aug 31, 2024Updated last year
- VeRLPy is an open-source python library developed to improve the digital hardware verification process by using Reinforcement Learning (R…☆31Oct 5, 2022Updated 3 years ago
- A Chisel implementation for an FPGA Pin Finder thru UART☆17Sep 24, 2024Updated last year
- Verilog implementation of 74181 ALU chip☆12Oct 8, 2017Updated 8 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆13Jun 23, 2026Updated last month
- FreeRTOS kernel, distributed as standard C source files with configuration header file.☆22Dec 18, 2025Updated 8 months ago
- Open source firmware for iCELink on iCESugar nano FPGA dev board.☆16Jul 3, 2022Updated 4 years ago
- Port TCC (Tiny C Compiler) to support Risc-V 32 targets (specifically for the ESP32-C3). This project is a work-in-progress and is not cu…☆78Jan 1, 2026Updated 7 months ago
- Port face-following capabilities to the PULP-shield, and run it on the Crazyflie 2.0☆18Sep 2, 2021Updated 4 years ago
- Utility scripts to configure processors, perform synthesis, load onto FPGAs, and other tasks related to ProcessorCI.☆17Apr 16, 2026Updated 4 months ago
- RISC-V user-mode emulator that runs DooM☆58Apr 27, 2019Updated 7 years ago