A Barrel design of RV32I
☆22Jul 30, 2023Updated 3 years ago
Alternatives and similar repositories for pito_riscv
Users that are interested in pito_riscv are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- BARVINN: A Barrel RISC-V Neural Network Accelerator: https://barvinn.readthedocs.io/en/latest/☆99Jan 5, 2025Updated last year
- Spiking Neural Network Accelerator☆15May 18, 2022Updated 4 years ago
- BRISKI ( Barrel RISC-V for Kilo-core Implementations ) is a fast and compact RISC-V barrel processor core that emphasize high throughput …☆36Aug 9, 2026Updated 2 months ago
- Snapshot of the April 2000 XSOC/xr16 Project Beta 0.93, collateral for Jan Gray's series "Building a RISC System in an FPGA" published in…☆13Jan 7, 2023Updated 3 years ago
- ☆14May 14, 2024Updated 2 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- FPGA Labs for EECS 151/251A (Fall 2021)☆13Oct 20, 2021Updated 4 years ago
- Discovering environments with XRM☆18Dec 6, 2024Updated last year
- ☆12Nov 28, 2024Updated last year
- u[Dark]RISC -- "micro-darkrisc" -- an early 16-bit micro-RISC processor defined before DarkRISCV☆20Jul 25, 2023Updated 3 years ago
- ☆14Dec 10, 2022Updated 3 years ago
- Hardware-side component of Hastlayer for Microsoft Project Catapult FPGAs. See https://hastlayer.com for details.☆13Mar 28, 2020Updated 6 years ago
- Low level design of a chip built for optimizing/accelerating CNN classifiers over gray scale images.☆13May 14, 2019Updated 7 years ago
- RISC-V Playground on Nandland Go☆16Mar 2, 2023Updated 3 years ago
- Whisk: 16-bit serial processor for TT02☆13Sep 30, 2024Updated 2 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Quite OK image compression Verilog implementation☆24Oct 8, 2026Updated last week
- RMII interface ethernet MAC Core for 10/100 MBit ethernet implementation with support CDC and AXI-Stream BUS without management and witho…☆14Jan 21, 2022Updated 4 years ago
- RISCV implementation in Verilog (RV32I spec)☆18Nov 5, 2025Updated 11 months ago
- Generate UVM testbench framework template files with Python 3☆26Dec 23, 2019Updated 6 years ago
- ☆13Mar 27, 2024Updated 2 years ago
- Very basic real time operating system for embedded systems...☆18Sep 19, 2020Updated 6 years ago
- A VHDL code generator for wallace tree multiplier☆10Apr 15, 2020Updated 6 years ago
- ☆15May 17, 2025Updated last year
- ☆11Dec 23, 2025Updated 9 months ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- OpenSoC Fabric - A Network-On-Chip Generator☆18Jun 12, 2017Updated 9 years ago
- A curated list of blockchain security Capture the Flag (CTF) competitions☆14Jan 31, 2021Updated 5 years ago
- ☆45Mar 12, 2025Updated last year
- 北京邮电大学 2023-2024 春季学期《数字逻辑与数字系统课程设计》——电子钟、药片装瓶系统和贪吃蛇☆24Aug 31, 2024Updated 2 years ago
- "build a modern computer from first principles"☆13Dec 5, 2019Updated 6 years ago
- A Chisel implementation for an FPGA Pin Finder thru UART☆17Sep 24, 2024Updated 2 years ago
- Verilog implementation of 74181 ALU chip☆12Oct 8, 2017Updated 9 years ago
- ☆15Sep 25, 2026Updated 3 weeks ago
- VeRLPy is an open-source python library developed to improve the digital hardware verification process by using Reinforcement Learning (R…☆32Oct 5, 2022Updated 4 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Open source firmware for iCELink on iCESugar nano FPGA dev board.☆16Jul 3, 2022Updated 4 years ago
- Port TCC (Tiny C Compiler) to support Risc-V 32 targets (specifically for the ESP32-C3). This project is a work-in-progress and is not cu…☆78Jan 1, 2026Updated 9 months ago
- Simple template-based UVM code generator☆32Apr 15, 2026Updated 6 months ago
- Download proccedings from DVCon☆24Mar 29, 2026Updated 6 months ago
- RISC-V user-mode emulator that runs DooM☆58Apr 27, 2019Updated 7 years ago
- Energy-Efficient Inference Accelerator for Memory-Augmented Neural Networks on an FPGA (DATE-19)☆15Jan 29, 2021Updated 5 years ago
- NucleusRV (RV32-IMAFC) - A 32-bit 5 staged pipelined risc-v core.☆78Oct 1, 2026Updated 2 weeks ago