A Barrel design of RV32I
☆22Jul 30, 2023Updated 2 years ago
Alternatives and similar repositories for pito_riscv
Users that are interested in pito_riscv are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- BARVINN: A Barrel RISC-V Neural Network Accelerator: https://barvinn.readthedocs.io/en/latest/☆95Jan 5, 2025Updated last year
- Verilog Ethernet components for FPGA implementation☆23Jun 26, 2023Updated 2 years ago
- Spiking Neural Network Accelerator☆15May 18, 2022Updated 3 years ago
- LLM4DV☆18Sep 30, 2024Updated last year
- Snapshot of the April 2000 XSOC/xr16 Project Beta 0.93, collateral for Jan Gray's series "Building a RISC System in an FPGA" published in…☆13Jan 7, 2023Updated 3 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- ☆13May 14, 2024Updated last year
- ☆12Nov 28, 2024Updated last year
- RTL design and implementation of a 4x4 Network-on-Chip (NoC) with a mesh topology. This project includes SystemVerilog modules for buffer…☆29Jul 12, 2024Updated last year
- FPGA Labs for EECS 151/251A (Fall 2021)☆11Oct 20, 2021Updated 4 years ago
- ☆13Dec 10, 2022Updated 3 years ago
- Low level design of a chip built for optimizing/accelerating CNN classifiers over gray scale images.☆13May 14, 2019Updated 6 years ago
- Hardware-side component of Hastlayer for Microsoft Project Catapult FPGAs. See https://hastlayer.com for details.☆13Mar 28, 2020Updated 6 years ago
- Whisk: 16-bit serial processor for TT02☆13Sep 30, 2024Updated last year
- RMII interface ethernet MAC Core for 10/100 MBit ethernet implementation with support CDC and AXI-Stream BUS without management and witho…☆14Jan 21, 2022Updated 4 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Verilator open-source SystemVerilog simulator and lint system☆23Apr 10, 2026Updated last week
- RISCV implementation in Verilog (RV32I spec)☆18Nov 5, 2025Updated 5 months ago
- ☆33Jan 31, 2026Updated 2 months ago
- Generate UVM testbench framework template files with Python 3☆26Dec 23, 2019Updated 6 years ago
- Vivado board files for the Kintex 7 HPC V2 FPGA board.☆25Jul 31, 2020Updated 5 years ago
- ☆12Mar 27, 2024Updated 2 years ago
- Quite OK image compression Verilog implementation☆23Nov 27, 2024Updated last year
- Very basic real time operating system for embedded systems...☆18Sep 19, 2020Updated 5 years ago
- ☆15May 17, 2025Updated 11 months ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- ☆11Dec 23, 2025Updated 3 months ago
- A Convolutional Neural Network (CNN) hardware accelerator for image recognition☆15Jul 14, 2019Updated 6 years ago
- OpenSoC Fabric - A Network-On-Chip Generator☆18Jun 12, 2017Updated 8 years ago
- CH32V003 is an ultra-cheap RISC-V MCU with 2KB SRAM, 16KB flash, and up to 18 GPIOs☆16Jan 21, 2023Updated 3 years ago
- A curated list of blockchain security Capture the Flag (CTF) competitions☆15Jan 31, 2021Updated 5 years ago
- 北京邮电大学 2023-2024 春季学期《数字逻辑与数字系统课程设计》——电子钟、药片装瓶系统和贪吃蛇☆25Aug 31, 2024Updated last year
- verilog modules☆15May 4, 2020Updated 5 years ago
- FreeRTOS kernel, distributed as standard C source files with configuration header file, for use with the PSoC 6 MCU.☆21Dec 18, 2025Updated 4 months ago
- A flexible and scalable development platform for modern FPGA projects.☆42Apr 12, 2026Updated last week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ☆44Mar 12, 2025Updated last year
- "build a modern computer from first principles"☆13Dec 5, 2019Updated 6 years ago
- A Chisel implementation for an FPGA Pin Finder thru UART☆17Sep 24, 2024Updated last year
- ☆13Apr 11, 2026Updated last week
- VeRLPy is an open-source python library developed to improve the digital hardware verification process by using Reinforcement Learning (R…☆31Oct 5, 2022Updated 3 years ago
- Port face-following capabilities to the PULP-shield, and run it on the Crazyflie 2.0☆17Sep 2, 2021Updated 4 years ago
- Deep learning accelerator for convolutional layer (convolution operation) and fully-connected layer(matrix-multiplication).☆20Nov 18, 2018Updated 7 years ago