Alternatives and similar repositories for tt-topology

Users that are interested in tt-topology are comparing it to the libraries listed below

• tenstorrent / tt-kmd
  Tenstorrent Kernel Module
  ☆57Updated this week
• tenstorrent / tt-firmware
  Tenstorrent Firmware repository
  ☆24Updated last week
• tenstorrent / tt-flash
  Tenstorrent Firmware Update Utility
  ☆11Updated this week
• ROCm / TransferBench
  TransferBench is a utility capable of benchmarking simultaneous copies between user-specified devices (CPUs/GPUs)
  ☆52Updated last week
• ueqri / vis4mesh
  Visualization tool for designing mesh Network-on-Chips (NoC) and assisting with architecture research
  ☆16Updated last year
• CTSRD-CHERI / SIMTight
  Synthesisable SIMT-style RISC-V GPGPU
  ☆44Updated 4 months ago
• Xilinx / ACCL
  Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators
  ☆97Updated 4 months ago
• ucb-ee290c / fa18-smartnic
  SmartNIC
  ☆14Updated 6 years ago
• Xilinx / xacc
  Heterogeneous Accelerated Computed Cluster (HACC) Resources Page
  ☆22Updated last month
• purdue-aalp / gpgpu-sim_distribution_old
  GPGPU-Sim provides a detailed simulation model of a contemporary GPU running CUDA and/or OpenCL workloads and now includes an integrated…
  ☆14Updated 5 years ago
• ucb-bar / virgo
  Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC
  ☆43Updated 5 months ago
• Xilinx / Xilinx_Base_Runtime
  ☆35Updated 2 years ago
• CMU-SAFARI / DRAM-Datasheet-Survey
  A survey of manufacturer-provided DRAM operating parameters and timings as specified by DRAM chip datasheets from between 1970 and 2021. …
  ☆11Updated 3 years ago
• hanhwi / SimPoint
  ☆17Updated 3 years ago
• PrincetonUniversity / primesim
  A parallel and distributed simulator for thousand-core chips
  ☆26Updated 7 years ago
• bespoke-silicon-group / bsg_bladerunner
  Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)
  ☆43Updated 5 months ago
• CMU-SAFARI / SPARTA
  A novel spatial accelerator for horizontal diffusion weather stencil computation, as described in ICS 2023 paper by Singh et al. (https:/…
  ☆22Updated 2 years ago
• riscv-stc / riscv-matrix-spec
  RISC-V Matrix Specification
  ☆23Updated 11 months ago
• OSU-STARLAB / GPGPU-Ramulator-Simulator
  Replace original DRAM model in GPGPU-sim with Ramulator DRAM model
  ☆20Updated 6 years ago
• pcie-bench / pciebench-netfpga
  pcie-bench code for NetFPGA/VCU709 cards
  ☆41Updated 7 years ago
• union-codesign / union
  ☆14Updated 4 years ago
• tenstorrent / tt-budabackend
  Buda Compiler Backend for Tenstorrent devices
  ☆30Updated 7 months ago
• iree-org / iree-bare-metal-arm
  Example for running IREE in a bare-metal Arm environment.
  ☆39Updated 4 months ago
• NetTLP / adapter
  An FPGA-based NetTLP adapter
  ☆26Updated 5 years ago
• fpgasystems / hacc
  ETHZ Heterogeneous Accelerated Compute Cluster.
  ☆38Updated last month
• maswx / vu13p_corundum
  corundum work on vu13p
  ☆23Updated 2 years ago
• riscv / integrated-matrix-extension
  RISC-V Integrated Matrix Development Repository
  ☆18Updated last month
• accel-sim / gpgpu-sim_distribution
  GPGPU-Sim provides a detailed simulation model of a contemporary GPU running CUDA and/or OpenCL workloads and now includes an integrated…
  ☆67Updated 3 weeks ago
• cchan / fp8_mul
  A tiny FP8 multiplication unit written in Verilog. TinyTapeout 2 submission.
  ☆14Updated 3 years ago
• Zhao-Dongyu / sgemm_riscv
  This project records the process of optimizing SGEMM (single-precision floating point General Matrix Multiplication) on the riscv platfor…
  ☆24Updated 11 months ago