Alternatives and similar repositories for tt-topology

Users that are interested in tt-topology are comparing it to the libraries listed below

• tenstorrent / tt-kmd
  Tenstorrent Kernel Module
  ☆56Updated 2 weeks ago
• Xilinx / ACCL
  Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators
  ☆98Updated 5 months ago
• ueqri / vis4mesh
  Visualization tool for designing mesh Network-on-Chips (NoC) and assisting with architecture research
  ☆17Updated last year
• tenstorrent / tt-firmware
  Tenstorrent Firmware repository
  ☆23Updated 2 weeks ago
• tenstorrent / tt-flash
  Tenstorrent Firmware Update Utility
  ☆10Updated last week
• tenstorrent / tt-umd
  User-Mode Driver for Tenstorrent hardware
  ☆36Updated this week
• CMU-SAFARI / DRAM-Datasheet-Survey
  A survey of manufacturer-provided DRAM operating parameters and timings as specified by DRAM chip datasheets from between 1970 and 2021. …
  ☆11Updated 3 years ago
• Xilinx / xacc
  Heterogeneous Accelerated Computed Cluster (HACC) Resources Page
  ☆22Updated 2 months ago
• tenstorrent / tt-budabackend
  Buda Compiler Backend for Tenstorrent devices
  ☆30Updated 8 months ago
• CMU-SAFARI / SPARTA
  A novel spatial accelerator for horizontal diffusion weather stencil computation, as described in ICS 2023 paper by Singh et al. (https:/…
  ☆22Updated 2 years ago
• Xilinx / Xilinx_Base_Runtime
  ☆35Updated 2 years ago
• bespoke-silicon-group / bsg_bladerunner
  Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)
  ☆43Updated 6 months ago
• ucb-ee290c / fa18-smartnic
  SmartNIC
  ☆14Updated 7 years ago
• CTSRD-CHERI / SIMTight
  Synthesisable SIMT-style RISC-V GPGPU
  ☆44Updated 5 months ago
• sstsimulator / sst-tutorials
  Tutorial Material from the SST Team
  ☆25Updated 4 months ago
• union-codesign / union
  ☆14Updated 4 years ago
• fpgasystems / GPU-FPGA-Recommendation-System
  FleetRec: Large-Scale Recommendation Inference on Hybrid GPU-FPGA Clusters
  ☆17Updated 4 years ago
• ucb-bar / virgo
  Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC
  ☆46Updated 6 months ago
• spcl / pspin
  PsPIN: A RISC-V in-network accelerator for flexible high-performance low-power packet processing
  ☆104Updated 2 years ago
• Xilinx / xup_aie_training
  Hands-on experience programming AI Engines using Vitis Unified Software Platform
  ☆40Updated last year
• CMU-SAFARI / transpimlib
  TransPimLib is a library for transcendental (and other hard-to-calculate) functions in general-purpose PIM systems, TransPimLib provides …
  ☆15Updated 2 years ago
• fpga-opencl-benchmarks / rodinia_fpga
  Rodinia Benchmark Suite for OpenCL-based FPGAs
  ☆31Updated 2 years ago
• CMU-SAFARI / MemSchedSim
  This simulator models multi core systems, intended primarily for studies on main memory management techniques. It models a trace-based ou…
  ☆11Updated 9 years ago
• riscv-stc / riscv-matrix-spec
  RISC-V Matrix Specification
  ☆23Updated last year
• AMDResearch / Riallto
  The Riallto Open Source Project from AMD
  ☆83Updated 8 months ago
• escalab / GPTPU
  GPTPU for SC 2021
  ☆52Updated 2 years ago
• suchandler96 / gem5-NVDLA
  ☆40Updated 8 months ago
• CMU-SAFARI / MemBen
  Benchmark suite containing cache filtered traces for use with Ramulator. These include some of the workloads used in our SIGMETRICS 2019 …
  ☆23Updated 5 years ago
• he-actlab / polymath
  ☆22Updated 10 months ago
• pulp-platform / neureka
  2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters
  ☆27Updated last week