chipy hdl
☆17Apr 5, 2018Updated 8 years ago
Alternatives and similar repositories for chipy
Users that are interested in chipy are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Learn, share and collaborate on ASIC design using open tools and technologies☆12Dec 27, 2020Updated 5 years ago
- Examples of unions, interfaces, and assertions in SystemVerilog☆13Aug 31, 2013Updated 12 years ago
- RISC-V 32-bit core for MCCI Catena 4710☆10Jul 31, 2019Updated 7 years ago
- Common Agent is a generic agent implemented in SystemVerilog, based on UVM methodology, which can be easily extended to create very fast …☆13Apr 29, 2015Updated 11 years ago
- This is the Verilog 2005 parser used by VerilogCreator☆15May 19, 2019Updated 7 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A portable parser combinator library that does not require a runtime☆13Sep 16, 2019Updated 6 years ago
- RISC-V processor☆32May 26, 2022Updated 4 years ago
- proxy to allow programs such as qmicli (libqmi), uqmi, and oFono to work with qmuxd☆24Oct 5, 2017Updated 8 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆39May 24, 2026Updated 2 months ago
- USB Full-Speed core written in migen/LiteX☆12Sep 19, 2019Updated 6 years ago
- Nirah is a project aimed at automatically wrapping verilator C++ models in python in order for high level, extendable control and verific…☆12Mar 6, 2019Updated 7 years ago
- SCARV: a side-channel hardened RISC-V platform☆28Jan 11, 2023Updated 3 years ago
- Test of ICEstick PLL usage with Yosys/Arachne-PNR/Icetools☆21Oct 8, 2016Updated 9 years ago
- Deprecated. Please use https://github.com/NiklasFauth/hoverboard-firmware-hack instead!☆23Feb 3, 2018Updated 8 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- OSVVM project simulation scripts. Scripts are tedious. These scripts simplify the steps to compile your project for simulation☆15Updated this week
- Smol 2-stage RISC-V processor in nMigen☆26May 6, 2021Updated 5 years ago
- Developing a reproducible build script system for making Raspberry Pi .img files☆22Aug 31, 2023Updated 2 years ago
- Open source RTL simulation acceleration on commodity hardware☆35Apr 13, 2023Updated 3 years ago
- Python wrapper for libgerbv - Gerber converter☆18Sep 2, 2022Updated 3 years ago
- Magma Hackathon☆12Mar 4, 2020Updated 6 years ago
- Python library for generating USB Descriptor byte strings using `struct` only.☆16Aug 13, 2021Updated 5 years ago
- CoreIR Symbolic Analyzer☆75Oct 27, 2020Updated 5 years ago
- FOSSi Foundation Website☆19Oct 5, 2024Updated last year
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- System on Chip toolkit for nMigen☆19Apr 29, 2020Updated 6 years ago
- Hardware Verification library for C++, SystemC and SystemVerilog☆30Nov 27, 2012Updated 13 years ago
- Add ipython magic to call python trepan☆14Aug 23, 2020Updated 5 years ago
- CocoAlma is an execution-aware tool for formal verification of masked implementations☆24Sep 26, 2024Updated last year
- A template set for writing semantics in LaTeX☆12Aug 17, 2015Updated 10 years ago
- A framework for FPGA emulation of mixed-signal systems☆39Jul 28, 2021Updated 5 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆71Jun 28, 2025Updated last year
- Integration test for entire CGRA flow☆12Jan 17, 2020Updated 6 years ago
- The PE for the second generation CGRA (garnet).☆18Feb 22, 2026Updated 5 months ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Modular RISC-V implementation & SoC☆17Aug 3, 2026Updated last week
- A brief introduction to Fractal: Software Defined Hardware☆15Dec 18, 2018Updated 7 years ago
- Documentation for the entire CGRAFlow☆19Sep 17, 2021Updated 4 years ago
- Quick Python to scan Model 100 keyboard and send chars to uinput☆14Jul 17, 2017Updated 9 years ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆103Mar 29, 2024Updated 2 years ago
- Toolbox for working with the Python AST☆16Sep 13, 2023Updated 2 years ago
- pytest plugin to run pycodestyle☆16Jul 20, 2025Updated last year