chipy hdl
☆17Apr 5, 2018Updated 8 years ago
Alternatives and similar repositories for chipy
Users that are interested in chipy are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Learn, share and collaborate on ASIC design using open tools and technologies☆12Dec 27, 2020Updated 5 years ago
- This is the Verilog 2005 parser used by VerilogCreator☆15May 19, 2019Updated 7 years ago
- Loam system models☆16Dec 30, 2019Updated 6 years ago
- Examples of unions, interfaces, and assertions in SystemVerilog☆14Aug 31, 2013Updated 13 years ago
- RISC-V 32-bit core for MCCI Catena 4710☆10Jul 31, 2019Updated 7 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- UART bootloader for SAMD10 series☆13Apr 8, 2018Updated 8 years ago
- Common Agent is a generic agent implemented in SystemVerilog, based on UVM methodology, which can be easily extended to create very fast …☆13Apr 29, 2015Updated 11 years ago
- GCC port rewrite for OpenRISC☆13May 28, 2025Updated last year
- RISC-V processor☆32May 26, 2022Updated 4 years ago
- Tool to create Tock Application Bundles from ELF files.☆18Aug 12, 2026Updated 2 months ago
- A portable parser combinator library that does not require a runtime☆13Sep 16, 2019Updated 7 years ago
- USB Full-Speed core written in migen/LiteX☆12Sep 19, 2019Updated 7 years ago
- proxy to allow programs such as qmicli (libqmi), uqmi, and oFono to work with qmuxd☆24Oct 5, 2017Updated 9 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆39May 24, 2026Updated 5 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Nirah is a project aimed at automatically wrapping verilator C++ models in python in order for high level, extendable control and verific…☆12Mar 6, 2019Updated 7 years ago
- ☆64Jul 21, 2020Updated 6 years ago
- OSVVM project simulation scripts. Scripts are tedious. These scripts simplify the steps to compile your project for simulation☆15Updated this week
- Test of ICEstick PLL usage with Yosys/Arachne-PNR/Icetools☆21Oct 8, 2016Updated 10 years ago
- USB Full-Speed core written in migen/LiteX☆17Sep 2, 2019Updated 7 years ago
- SCARV: a side-channel hardened RISC-V platform☆28Jan 11, 2023Updated 3 years ago
- Python wrapper for libgerbv - Gerber converter☆18Sep 2, 2022Updated 4 years ago
- ☆13Mar 30, 2020Updated 6 years ago
- Python library for generating USB Descriptor byte strings using `struct` only.☆16Aug 13, 2021Updated 5 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- XC2064 bitstream documentation☆19Sep 24, 2018Updated 8 years ago
- FOSSi Foundation Website☆19Oct 5, 2024Updated 2 years ago
- System on Chip toolkit for nMigen☆19Apr 29, 2020Updated 6 years ago
- x86 core for FleaFPGA Ohm board☆16Feb 20, 2018Updated 8 years ago
- CoreIR Symbolic Analyzer☆75Oct 27, 2020Updated 6 years ago
- Python bindings for coreir☆11Sep 13, 2023Updated 3 years ago
- cocotb extension for nMigen☆17Feb 26, 2022Updated 4 years ago
- CocoAlma is an execution-aware tool for formal verification of masked implementations☆26Sep 26, 2024Updated 2 years ago
- Collection of test cases for Yosys☆18Jan 4, 2022Updated 4 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Developing a reproducible build script system for making Raspberry Pi .img files☆22Aug 31, 2023Updated 3 years ago
- A template set for writing semantics in LaTeX☆12Aug 17, 2015Updated 11 years ago
- Add ipython magic to call python trepan☆14Aug 23, 2020Updated 6 years ago
- Hardware Verification library for C++, SystemC and SystemVerilog☆30Nov 27, 2012Updated 13 years ago
- Integration test for entire CGRA flow☆12Jan 17, 2020Updated 6 years ago
- Open source RTL simulation acceleration on commodity hardware☆37Apr 13, 2023Updated 3 years ago
- Group administration repository for SIG: Vector☆11Apr 27, 2026Updated 6 months ago