chipy-hdl / chipy

Related projects: ⓘ

• YosysHQ / VlogHammer
  A Verilog Synthesis Regression Test
  ☆33Updated 5 months ago
• antmicro / verilator-dynamic-scheduler-examples
  ☆22Updated 11 months ago
• tomverbeure / cxxrtl_eval
  Experiments with Yosys cxxrtl backend
  ☆46Updated 8 months ago
• terpstra / opa
  Open Processor Architecture
  ☆26Updated 8 years ago
• YosysHQ / abc
  ABC: System for Sequential Logic Synthesis and Formal Verification
  ☆26Updated last week
• ArcaneNibble / yavhdl
  Yet Another VHDL tool
  ☆31Updated 7 years ago
• rbkettlewell / trollstigen-fpga
  Open source fpga project leveraging vtr CAD flow.
  ☆26Updated last year
• haojunliu / OpenFPGA
  OpenFPGA
  ☆33Updated 6 years ago
• pepijndevos / seqpu
  A bit-serial CPU
  ☆18Updated 4 years ago
• azonenberg / antikernel-ipcores
  FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations
  ☆57Updated 3 weeks ago
• f4pga / icestorm
  Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentaion (Reverse Engineered)
  ☆32Updated 2 years ago
• clairexen / picorv
  PicoRV
  ☆43Updated 4 years ago
• YosysHQ / padring
  A padring generator for ASICs
  ☆22Updated last year
• sifive / duh
  👾 Design ∪ Hardware
  ☆72Updated 11 months ago
• bobbl / rudolv
  RISC-V processor
  ☆28Updated 2 years ago
• jerry-D / SYMPL-GP-GPU-Compute-Engines
  Single, dual, quad, eight, and sixteen-shader GP-GPU-Compute engines, along with 32-bit SYMPL RISC CPU and Coarse-Grained Scheduler, in o…
  ☆22Updated 5 years ago
• enjoy-digital / liteiclink
  Small footprint and configurable Inter-Chip communication cores
  ☆53Updated this week
• YosysHQ / yosys-bench
  Benchmarks for Yosys development
  ☆21Updated 4 years ago
• KestrelComputer / polaris
  RISC-V RV64IS-compatible processor for the Kestrel-3
  ☆21Updated last year
• scarv / scarv-cpu
  SCARV: a side-channel hardened RISC-V platform
  ☆24Updated last year
• ZipCPU / dbgbus
  A collection of debugging busses developed and presented at zipcpu.com
  ☆33Updated 8 months ago
• phanrahan / mantle
  mantle library
  ☆42Updated last year
• mattvenn / magic-inverter
  an inverter drawn in magic with makefile to simulate
  ☆26Updated 2 years ago
• m-labs / VexRiscv-verilog
  Using VexRiscv without installing Scala
  ☆34Updated 2 years ago
• m-labs / nmigen-soc
  System on Chip toolkit for nMigen
  ☆19Updated 4 years ago
• drom / reqack
  🔁 elastic circuit toolchain
  ☆30Updated 2 years ago
• olofk / subservient
  Small SERV-based SoC primarily for OpenMPW tapeout
  ☆34Updated last year
• BreizhGeek / wavedrompy
  ☆20Updated this week
• ZipCPU / s6soc
  CMod-S6 SoC
  ☆35Updated 6 years ago
• YosysHQ / mcy
  Mutation Cover with Yosys (MCY)
  ☆76Updated 2 weeks ago