Alternatives and similar repositories for gcc:

Users that are interested in gcc are comparing it to the libraries listed below

• YosysHQ / prjtrellis-db
  Project Trellis database
  ☆13Updated last year
• JohnDMcMaster / project2064
  XC2064 bitstream documentation
  ☆16Updated 6 years ago
• pepijndevos / seqpu
  A bit-serial CPU
  ☆18Updated 5 years ago
• YosysHQ / yosys-plugins
  Yosys Plugins
  ☆21Updated 5 years ago
• tdaede / GlasgISA
  ISA card expansion for LPC and Glasgow
  ☆10Updated 5 years ago
• trabucayre / quickfeather-notes
  Notes, scripts and apps to quickfeather board
  ☆10Updated 3 years ago
• cr1901 / spi_tb
  CPOL=0, CPHA=0 SPI core for practicing formal verification with yosys
  ☆21Updated 4 years ago
• xobs / valentyusb
  USB Full-Speed core written in migen/LiteX
  ☆12Updated 5 years ago
• valptek / v586
  586 compatible soft core for FPGA in verilog with AXI4 interface
  ☆13Updated 8 years ago
• Wren6991 / Hazard2
  Smol 2-stage RISC-V processor in nMigen
  ☆26Updated 3 years ago
• openrisc / or1k_marocchino
  OpenRISC processor IP core based on Tomasulo algorithm
  ☆31Updated 3 years ago
• jevinskie / General-Slow-DDR3-Interface
  A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.
  ☆12Updated 2 years ago
• m-labs / nmigen-stdio
  Industry standard I/O for nMigen
  ☆12Updated 4 years ago
• fede2cr / slackware_riscv
  RISCV port of the Slackware distribution
  ☆11Updated 3 years ago
• binary-logic / vj-uart
  Virtual JTAG UART for Altera Devices
  ☆46Updated 10 years ago
• lmEshoo / sp-i586
  soft processor core compatible with i586 instruction set(Intel Pentium) developped on Nexys4 board boots linux kernel with a ramdisk cont…
  ☆31Updated 8 years ago
• KestrelComputer / S64X7
  64-bit MISC Architecture CPU
  ☆12Updated 8 years ago
• veripool / dinotrace
  Simulation VCD waveform viewer, using old Motif UI
  ☆25Updated last year
• pepijndevos / 74xx-liberty
  ☆13Updated 2 years ago
• greatscottgadgets / bucatini
  a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface
  ☆32Updated 3 years ago
• whitequark / Yumewatari
  妖刀夢渡
  ☆59Updated 6 years ago
• cyrozap / psoc-bitstream-parsing-tools
  Parse the programmable logic configuration of PSoC devices
  ☆11Updated 7 years ago
• mmicko / micropython
  MicroPython - legacy branch contain old experiments, and experimental for new work
  ☆33Updated 3 years ago
• apertus-open-source-cinema / axiom-micro-gateware
  gateware for the main fpga, including a hispi decoder and image processing
  ☆12Updated 6 years ago
• skiphansen / panog2_ldr
  Network based loader and flasher for Pano G2 devices
  ☆15Updated last year
• grayresearch / s3ga
  S3GA: a simple scalable serial FPGA
  ☆10Updated 2 years ago
• litex-hub / litehyperbus
  Small footprint and configurable HyperBus core
  ☆11Updated 2 years ago
• esden / glasgow-addons
  Various interface addon boards and expansions for the Glasgow Digital Interface Explorer
  ☆17Updated last year
• j-core / jcore-cpu
  J-Core J2/J32 5 stage pipeline CPU core
  ☆51Updated 4 years ago
• zylin / zpugcc
  ☆51Updated 7 years ago