GCC port rewrite for OpenRISC
☆12May 28, 2025Updated 9 months ago
Alternatives and similar repositories for gcc
Users that are interested in gcc are comparing it to the libraries listed below
Sorting:
- photonSDI - an open source SDI core☆10May 26, 2021Updated 4 years ago
- RISC-V 32-bit core for MCCI Catena 4710☆10Jul 31, 2019Updated 6 years ago
- SDI interface board for the apertus° AXIOM beta camera☆13Jan 19, 2019Updated 7 years ago
- wavedrom to verilog converter☆17Sep 14, 2021Updated 4 years ago
- OpenRISC processor IP core based on Tomasulo algorithm☆35Feb 18, 2022Updated 4 years ago
- USB Full-Speed core written in migen/LiteX☆12Sep 19, 2019Updated 6 years ago
- Icarus SIMBUS☆20Nov 6, 2019Updated 6 years ago
- USB 2.0 Device IP core using Migen with out-of-box AXI Slave Interface☆13Oct 24, 2017Updated 8 years ago
- HDL tools layer for OpenEmbedded☆17Oct 20, 2024Updated last year
- Nirah is a project aimed at automatically wrapping verilator C++ models in python in order for high level, extendable control and verific…☆12Mar 6, 2019Updated 6 years ago
- MicroPython - legacy branch contain old experiments, and experimental for new work☆33Sep 6, 2021Updated 4 years ago
- standalone python host-side module to talk to OpenVizsla devices, based on LibOV [archived]☆18Feb 1, 2024Updated 2 years ago
- x86 core for FleaFPGA Ohm board☆15Feb 20, 2018Updated 8 years ago
- Notes on/tools for/new firmware for (?) a PDC002 USB PD cable☆17Apr 8, 2021Updated 4 years ago
- SPI flash MITM and emulation (QSPI is a WIP)☆20Jan 27, 2022Updated 4 years ago
- XC2064 bitstream documentation☆18Sep 24, 2018Updated 7 years ago
- Universal Advanced JTAG Debug Interface☆17May 10, 2024Updated last year
- A bit-serial CPU☆20Sep 29, 2019Updated 6 years ago
- The first-ever opensource soft core for PCIE EndPoint. Without vendor-locked HMs for Data Link, Transaction, Application layers. With sta…☆58Feb 24, 2026Updated last week
- GROM-8 CPU☆20Dec 17, 2017Updated 8 years ago
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- LiteX Accelerator Block for GNU Radio☆24Feb 6, 2022Updated 4 years ago
- FPGA 8-Bit TV80 SoC for Lattice iCE40 with complete open-source toolchain flow using yosys and SDCC☆58Feb 3, 2023Updated 3 years ago
- ☆25Sep 27, 2018Updated 7 years ago
- shdl6800: A 6800 processor written in SpinalHDL☆25Jan 12, 2020Updated 6 years ago
- ice40 UltraPlus demos☆23Oct 12, 2020Updated 5 years ago
- sn76489an compatible Verilog core, with emphasis on FPGA implementation and Megadrive/Master System compatibility☆31Jan 6, 2025Updated last year
- Open Processor Architecture☆26Apr 7, 2016Updated 9 years ago
- Efficient implementations of the transcendental functions☆28Dec 9, 2016Updated 9 years ago
- This is an OOT module for GNU Radio integrating verilog simulation feature☆38Sep 23, 2019Updated 6 years ago
- A extremely size-optimized RV32I soft processor for FPGA.☆27Jun 19, 2018Updated 7 years ago
- Ortega FDK☆78Jan 2, 2024Updated 2 years ago
- FPGA USB 1.1 Low-Speed Implementation☆35Oct 3, 2018Updated 7 years ago
- A configurable USB 2.0 device core☆32Jun 12, 2020Updated 5 years ago
- Linux kernel driver for the Exar xr21v141x "vizzini" UART☆10Jul 2, 2015Updated 10 years ago
- 4k Mixed Reality headset☆38Oct 7, 2017Updated 8 years ago
- Flashing Pano Logic thin clients without a programmer☆42May 20, 2022Updated 3 years ago
- ☆14May 24, 2025Updated 9 months ago
- CMod-S6 SoC☆45Jan 6, 2018Updated 8 years ago