stffrdhrn / gcc

Related projects: ⓘ

• tdaede / GlasgISA
  ISA card expansion for LPC and Glasgow
  ☆10Updated 5 years ago
• pepijndevos / seqpu
  A bit-serial CPU
  ☆18Updated 4 years ago
• nathanrossi / meta-hdl
  HDL tools layer for OpenEmbedded
  ☆17Updated 10 months ago
• Wren6991 / Hazard2
  Smol 2-stage RISC-V processor in nMigen
  ☆23Updated 3 years ago
• veripool / dinotrace
  Simulation VCD waveform viewer, using old Motif UI
  ☆24Updated last year
• enjoy-digital / arty-soc
  ☆11Updated this week
• JohnDMcMaster / project2064
  XC2064 bitstream documentation
  ☆16Updated 5 years ago
• OpenCAPI / omi_device_ice
  An example OMI Device FPGA with 2 DDR4 memory ports
  ☆15Updated last year
• swetland / jtag
  simple commandline jtag stuff
  ☆33Updated 6 years ago
• trabucayre / quickfeather-notes
  Notes, scripts and apps to quickfeather board
  ☆10Updated 2 years ago
• skiphansen / panog2_linux
  Prebuilt images for Linux for the Pano Logic G2
  ☆12Updated last year
• ArcaneNibble / project-chibi
  Altera MAX V bitstream documentation -- CLEANUP PENDING
  ☆19Updated 4 years ago
• openrisc / or1k_marocchino
  OpenRISC processor IP core based on Tomasulo algorithm
  ☆29Updated 2 years ago
• cr1901 / spi_tb
  CPOL=0, CPHA=0 SPI core for practicing formal verification with yosys
  ☆21Updated 4 years ago
• whitequark / Yumewatari
  妖刀夢渡
  ☆55Updated 5 years ago
• defparam / PCI2Nano-PCB
  An FPGA/PCI Device Reference Platform
  ☆29Updated 3 years ago
• twj42 / PanoLogicG2_ReverseEngineering
  A repository for a random collection of stuff pertaining to reverse engineering the Pano Logic G2 "zero" client
  ☆33Updated 5 years ago
• lmEshoo / sp-i586
  soft processor core compatible with i586 instruction set(Intel Pentium) developped on Nexys4 board boots linux kernel with a ramdisk cont…
  ☆13Updated 7 years ago
• terpstra / opa
  Open Processor Architecture
  ☆26Updated 8 years ago
• cyrozap / psoc-bitstream-parsing-tools
  Parse the programmable logic configuration of PSoC devices
  ☆11Updated 6 years ago
• YosysHQ / prjtrellis-db
  Project Trellis database
  ☆12Updated 11 months ago
• jevinskie / General-Slow-DDR3-Interface
  A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.
  ☆12Updated last year
• YosysHQ / yosys-plugins
  Yosys Plugins
  ☆20Updated 5 years ago
• tinyfpga / TinyUSB
  USB Full-Speed core written in migen/LiteX
  ☆41Updated 5 years ago
• j-core / j-core-ice40
  J-core SOC for ice40 FPGA
  ☆17Updated 4 years ago
• osresearch / risc8
  Mostly AVR compatible FPGA soft-core
  ☆24Updated 2 years ago
• swetland / os-workshop
  Some materials and sample source for RV32 OS projects.
  ☆21Updated 2 years ago
• sergachev / litex-template
  Template project for LiteX-based SoCs
  ☆17Updated 2 months ago
• lawrie / ulx3s_bit_streams
  Bit streams forthe Ulx3s ECP5 device
  ☆16Updated last year
• hedgeberg / VerilogCommon
  A repo of basic Verilog/SystemVerilog modules useful in other circuits.
  ☆20Updated 6 years ago