Notes on/tools for/new firmware for (?) a PDC002 USB PD cable
☆17Apr 8, 2021Updated 4 years ago
Alternatives and similar repositories for peadee
Users that are interested in peadee are comparing it to the libraries listed below
Sorting:
- USB Full-Speed core written in migen/LiteX☆12Sep 19, 2019Updated 6 years ago
- SPI flash MITM and emulation (QSPI is a WIP)☆20Jan 27, 2022Updated 4 years ago
- (migrated to https://codeberg.org/shiz/img4) various low-level Apple data structure tools☆16Jan 18, 2021Updated 5 years ago
- The first-ever opensource soft core for PCIE EndPoint. Without vendor-locked HMs for Data Link, Transaction, Application layers. With sta…☆59Feb 24, 2026Updated last week
- Sticky sticky PCI☆10Oct 25, 2018Updated 7 years ago
- Witrn PDC002 Firmware Loader☆15Apr 19, 2021Updated 4 years ago
- RISC-V 32-bit core for MCCI Catena 4710☆10Jul 31, 2019Updated 6 years ago
- photonSDI - an open source SDI core☆10May 26, 2021Updated 4 years ago
- Linux support for International Test Instruments' 1480A USB protocol analyzer☆15May 13, 2019Updated 6 years ago
- Reverse engineering of WEB-PDC001 protocol☆13May 19, 2019Updated 6 years ago
- GCC port rewrite for OpenRISC☆12May 28, 2025Updated 9 months ago
- memory-mapped registers for x86_64 systems☆37May 18, 2021Updated 4 years ago
- Small footprint and configurable HyperBus core☆14Jul 6, 2022Updated 3 years ago
- SDI interface board for the apertus° AXIOM beta camera☆13Jan 19, 2019Updated 7 years ago
- ☆14Sep 2, 2020Updated 5 years ago
- wavedrom to verilog converter☆17Sep 14, 2021Updated 4 years ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆31Dec 6, 2021Updated 4 years ago
- A configurable USB 2.0 device core☆32Jun 12, 2020Updated 5 years ago
- Nirah is a project aimed at automatically wrapping verilator C++ models in python in order for high level, extendable control and verific…☆12Mar 6, 2019Updated 6 years ago
- HDL tools layer for OpenEmbedded☆17Oct 20, 2024Updated last year
- USB 2.0 Device IP core using Migen with out-of-box AXI Slave Interface☆13Oct 24, 2017Updated 8 years ago
- Icarus SIMBUS☆20Nov 6, 2019Updated 6 years ago
- standalone python host-side module to talk to OpenVizsla devices, based on LibOV [archived]☆18Feb 1, 2024Updated 2 years ago
- Industry standard I/O for nMigen☆12Apr 23, 2020Updated 5 years ago
- みんなのSystemVerilog☆19May 12, 2022Updated 3 years ago
- A bit-serial CPU☆20Sep 29, 2019Updated 6 years ago
- riscv uclinux☆15Aug 9, 2019Updated 6 years ago
- Generate symbols from HDL components/modules☆22Feb 6, 2023Updated 3 years ago
- A Python-based HDL and framework for silicon-based witchcraft☆31Feb 21, 2026Updated last week
- MMC (and derivative standards) host controller☆25Sep 14, 2020Updated 5 years ago
- Yet Another Debug Transport☆25Dec 3, 2025Updated 3 months ago
- A curated list of Open Source PMOD boards☆44Jan 3, 2020Updated 6 years ago
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Jul 7, 2022Updated 3 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆53Aug 7, 2023Updated 2 years ago
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- LiteX Accelerator Block for GNU Radio☆24Feb 6, 2022Updated 4 years ago
- Small footprint and configurable Inter-Chip communication cores☆66Feb 20, 2026Updated last week
- PCIe analyzer experiments☆67May 21, 2020Updated 5 years ago
- ☆25Sep 27, 2018Updated 7 years ago