Notes on/tools for/new firmware for (?) a PDC002 USB PD cable
☆17Apr 8, 2021Updated 5 years ago
Alternatives and similar repositories for peadee
Users that are interested in peadee are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- (migrated to https://codeberg.org/shiz/img4) various low-level Apple data structure tools☆16Jan 18, 2021Updated 5 years ago
- Witrn PDC002 Firmware Loader☆18Apr 19, 2021Updated 5 years ago
- USB Full-Speed core written in migen/LiteX☆12Sep 19, 2019Updated 7 years ago
- memory-mapped registers for x86_64 systems☆37May 18, 2021Updated 5 years ago
- SPI flash MITM and emulation (QSPI is a WIP)☆22Jan 27, 2022Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Reverse engineering of WEB-PDC001 protocol☆13May 19, 2019Updated 7 years ago
- Sticky sticky PCI☆10Oct 25, 2018Updated 7 years ago
- Reverse Engineering ASM2464PD USB4 to NVME Adaptors☆22Jan 12, 2025Updated last year
- photonSDI - an open source SDI core☆11May 26, 2021Updated 5 years ago
- ☆15Sep 2, 2020Updated 6 years ago
- Small footprint and configurable HyperBus core☆14Jul 6, 2022Updated 4 years ago
- RISC-V 32-bit core for MCCI Catena 4710☆10Jul 31, 2019Updated 7 years ago
- HDL development environment on Nix.☆26Oct 23, 2024Updated last year
- wavedrom to verilog converter☆18Sep 14, 2021Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- SDI interface board for the apertus° AXIOM beta camera☆13Jan 19, 2019Updated 7 years ago
- Icarus SIMBUS☆21Nov 6, 2019Updated 6 years ago
- GCC port rewrite for OpenRISC☆13May 28, 2025Updated last year
- A configurable USB 2.0 device core☆31Jun 12, 2020Updated 6 years ago
- HDL tools layer for OpenEmbedded☆18Oct 20, 2024Updated last year
- standalone python host-side module to talk to OpenVizsla devices, based on LibOV [archived]☆18Feb 1, 2024Updated 2 years ago
- A bit-serial CPU☆20Sep 29, 2019Updated 7 years ago
- pcie datalink layer implementation in verilog/systemverilog☆18Sep 10, 2026Updated last month
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Jul 7, 2022Updated 4 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- PCIe stack written in Amaranth.☆18Apr 27, 2026Updated 5 months ago
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- Project Peppercorn GateMate Test Cases☆19Sep 29, 2026Updated 2 weeks ago
- Nirah is a project aimed at automatically wrapping verilator C++ models in python in order for high level, extendable control and verific…☆12Mar 6, 2019Updated 7 years ago
- Industry standard I/O for nMigen☆12Apr 23, 2020Updated 6 years ago
- A terminal utility to display size quota maps on drives and folders☆12Mar 9, 2021Updated 5 years ago
- みんなのSystemVerilog☆19May 12, 2022Updated 4 years ago
- Small footprint and configurable Inter-Chip communication cores☆67Updated this week
- Ax - The Axiomatic Core C++ Library☆12Jul 27, 2020Updated 6 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- MMC (and derivative standards) host controller☆26Sep 14, 2020Updated 6 years ago
- A cheap iCE40 development board, designed on and for Raspberry Pi☆31Jul 7, 2019Updated 7 years ago
- riscv uclinux☆15Aug 9, 2019Updated 7 years ago
- Keyboard input simulator for custom pushbuttons on a PC-based arcade game system, utilizing the FT232 USB serial/GPIO device☆10Oct 17, 2019Updated 6 years ago
- shdl6800: A 6800 processor written in SpinalHDL☆25Jan 12, 2020Updated 6 years ago
- A Rust doubly-linked intrusive list with Miri tests☆12May 4, 2024Updated 2 years ago
- A simplistic parsing library in Rust☆21Mar 22, 2020Updated 6 years ago