standalone python host-side module to talk to OpenVizsla devices, based on LibOV [archived]
☆18Feb 1, 2024Updated 2 years ago
Alternatives and similar repositories for pyopenvizsla
Users that are interested in pyopenvizsla are comparing it to the libraries listed below
Sorting:
- Python FirmWare UPgrader -- a DFU (and similar) utility for python☆26Aug 27, 2025Updated 6 months ago
- photonSDI - an open source SDI core☆10May 26, 2021Updated 4 years ago
- [Archived] open-source USB analyzer toolkit with support for a variety of capture hardware☆359Aug 1, 2024Updated last year
- GCC port rewrite for OpenRISC☆12May 28, 2025Updated 9 months ago
- nü-map: a somewhat-more-modern (expeirmental) derivative of umap2 for modern FaceDancer☆29Jan 4, 2024Updated 2 years ago
- USB Full-Speed core written in migen/LiteX☆17Sep 2, 2019Updated 6 years ago
- wavedrom to verilog converter☆17Sep 14, 2021Updated 4 years ago
- SDI interface board for the apertus° AXIOM beta camera☆13Jan 19, 2019Updated 7 years ago
- ☆15Nov 28, 2020Updated 5 years ago
- USB Full-Speed core written in migen/LiteX☆12Sep 19, 2019Updated 6 years ago
- HDL tools layer for OpenEmbedded☆17Oct 20, 2024Updated last year
- Icarus SIMBUS☆20Nov 6, 2019Updated 6 years ago
- USB 2.0 Device IP core using Migen with out-of-box AXI Slave Interface☆13Oct 24, 2017Updated 8 years ago
- Nirah is a project aimed at automatically wrapping verilator C++ models in python in order for high level, extendable control and verific…☆12Mar 6, 2019Updated 7 years ago
- MicroPython - legacy branch contain old experiments, and experimental for new work☆33Sep 6, 2021Updated 4 years ago
- Notes on/tools for/new firmware for (?) a PDC002 USB PD cable☆17Apr 8, 2021Updated 4 years ago
- ☆18Dec 14, 2018Updated 7 years ago
- GitHub Action allowing to run tests in the Renode framework☆20Jan 13, 2026Updated last month
- SPI flash MITM and emulation (QSPI is a WIP)☆20Jan 27, 2022Updated 4 years ago
- A bit-serial CPU☆20Sep 29, 2019Updated 6 years ago
- The first-ever opensource soft core for PCIE EndPoint. Without vendor-locked HMs for Data Link, Transaction, Application layers. With sta…☆59Feb 24, 2026Updated last week
- Experiments getting a Cypress FX3 SuperSpeed USB3 dev kit to behave as a logic analyzer.☆29Oct 2, 2017Updated 8 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆53Aug 7, 2023Updated 2 years ago
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- LiteX Accelerator Block for GNU Radio☆24Feb 6, 2022Updated 4 years ago
- shdl6800: A 6800 processor written in SpinalHDL☆25Jan 12, 2020Updated 6 years ago
- ice40 UltraPlus demos☆23Oct 12, 2020Updated 5 years ago
- Icestudio Pixel Stream collection☆58Jun 1, 2018Updated 7 years ago
- Protocol decode and synthesis library☆69Feb 7, 2019Updated 7 years ago
- This is an OOT module for GNU Radio integrating verilog simulation feature☆38Sep 23, 2019Updated 6 years ago
- Optimized RISC-V FP emulation for 32-bit processors☆36May 26, 2021Updated 4 years ago
- Raspberry Pi Python code for Kalman-filter Sensor Fusion with MPU-9250 or MPU-9265 sensor. I2C communication protocol forked from cityofe…☆32Oct 13, 2020Updated 5 years ago
- A configurable USB 2.0 device core☆32Jun 12, 2020Updated 5 years ago
- FPGA USB 1.1 Low-Speed Implementation☆35Oct 3, 2018Updated 7 years ago
- Linux kernel driver for the Exar xr21v141x "vizzini" UART☆10Jul 2, 2015Updated 10 years ago
- Flashing Pano Logic thin clients without a programmer☆42May 20, 2022Updated 3 years ago
- Blob-free logic analyzer firmware for FX3☆88Aug 12, 2023Updated 2 years ago
- 4k Mixed Reality headset☆39Oct 7, 2017Updated 8 years ago
- ☆14May 24, 2025Updated 9 months ago